參數(shù)資料
型號: M30626FHPGP#U9C
元件分類: 微控制器/微處理器
英文描述: 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100
封裝: 14 X 14 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, LQFP-100
文件頁數(shù): 31/103頁
文件大?。?/td> 1106K
代理商: M30626FHPGP#U9C
2. Central Processing Unit (CPU)
Rev.2.41
Jan 10, 2006
Page 31 of 96
REJ03B0001-0241
2.2
Address Registers (A0 and A1)
The register A0 consists of 16 bits, and is used for address register indirect addressing and address register relative
addressing. They also are used for transfers and logic/logic operations. A1 is the same as A0.
In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).
2.3
Frame Base Register (FB)
FB is configured with 16 bits, and is used for FB relative addressing.
2.4
Interrupt Table Register (INTB)
INTB is configured with 20 bits, indicating the start address of an interrupt vector table.
2.5
Program Counter (PC)
PC is configured with 20 bits, indicating the address of an instruction to be executed.
2.6
User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)
Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits.
Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.
2.7
Static Base Register (SB)
SB is configured with 16 bits, and is used for SB relative addressing.
2.8
Flag Register (FLG)
FLG consists of 11 bits, indicating the CPU status.
2.8.1
Carry Flag (C Flag)
This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.
2.8.2
Debug Flag (D Flag)
The D flag is used exclusively for debugging purpose. During normal use, it must be set to “0”.
2.8.3
Zero Flag (Z Flag)
This flag is set to “1” when an arithmetic operation resulted in 0; otherwise, it is “0”.
2.8.4
Sign Flag (S Flag)
This flag is set to “1” when an arithmetic operation resulted in a negative value; otherwise, it is “0”.
2.8.5
Register Bank Select Flag (B Flag)
Register bank 0 is selected when this flag is “0” ; register bank 1 is selected when this flag is “1”.
2.8.6
Overflow Flag (O Flag)
This flag is set to “1” when the operation resulted in an overflow; otherwise, it is “0”.
2.8.7
Interrupt Enable Flag (I Flag)
This flag enables a maskable interrupt.
Maskable interrupts are disabled when the I flag is “0”, and are enabled when the I flag is “1”. The I flag
is cleared to “0” when the interrupt request is accepted.
相關(guān)PDF資料
PDF描述
M3062AFCTFP 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100
M3062CMAT-XXXFP 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP100
M3062CM6T-XXXFP 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP100
M3062EMAT-XXXGP 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP80
M3062EM8T-XXXGP 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M30626FJPFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30626FJPFP#D3C 制造商:Renesas Electronics Corporation 功能描述:
M30626FJPFP#D5C 制造商:Renesas Electronics Corporation 功能描述:MCU 16BIT R8C CISC 512KB FLASH 3.3V/5V 100PQFP - Trays
M30626FJPFP#U3 制造商:Renesas Electronics Corporation 功能描述:
M30626FJPFP#U3C 功能描述:IC M16C/62P MCU FLSH 512K 100QFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:M16C™ M16C/60/62P 標準包裝:160 系列:S08 核心處理器:S08 芯體尺寸:8-位 速度:40MHz 連通性:I²C,LIN,SCI,SPI 外圍設(shè)備:LCD,LVD,POR,PWM,WDT 輸入/輸出數(shù):53 程序存儲器容量:32KB(32K x 8) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1.9K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 12x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:64-LQFP 包裝:托盤