- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45021 > M30625FGPGP-U9 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP128 PDF資料下載
參數(shù)資料
| 型號： | M30625FGPGP-U9 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP128 |
| 封裝： | 14 X 20 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, LQFP-128 |
| 文件頁數(shù)： | 55/87頁 |
| 文件大?。?/td> | 919K |
| 代理商： | M30625FGPGP-U9 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁
VCC1 = VCC2 = 3V
M16C/62P Group (M16C/62P, M16C/62PT)
5. Electrical Characteristics (M16C/62P)
4
8
f
o
4
0
2
,
1
0
p
e
S
0
3
.
2
.
v
e
R
Z
0
3
2
0
-
1
0
B
3
0
J
E
R
page 59
Table 5.46 Memory expansion and Microprocessor Modes
(for 1- to 3-wait setting and external area access)
Switching Characteristics
Symbol
Standard
Measuring
Condition
Max.
Min.
ParameterUnit
td(BCLK-AD)
Address Output Delay Time30ns
th(BCLK-AD)
Address Output Hold Time (in relation to BCLK)4
ns
th(BCLK-CS)
Chip Select Output Hold Time (in relation to BCLK)4
ns
td(BCLK-ALE)
ALE Signal Output Delay Time25ns
th(BCLK-ALE)
ALE Signal Output Hold Time
–4
ns
td(BCLK-RD)
RD Signal Output Delay Time30ns
th(BCLK-RD)
RD Signal Output Hold Time0
ns
td(BCLK-WR)
WR Signal Output Delay Time30ns
th(BCLK-WR)
WR Signal Output Hold Time0
ns
td(BCLK-DB)
Data Output Delay Time (in relation to BCLK)40ns
th(BCLK-DB)
Data Output Hold Time (in relation to BCLK)(3)
4ns
th(WR-DB)
Data Output Hold Time (in relation to WR)(3)
ns
td(DB-WR)
Data Output Delay Time (in relation to WR)ns
1. Calculated according to the BCLK frequency as follows:
f(BCLK)
(n–0.5) X 109
– 40
[ns]
td(BCLK-CS)
Chip Select Output Delay Time30ns
th(RD-AD)
Address Output Hold Time (in relation to RD)0
ns
th(WR-AD)
Address Output Hold Time (in relation to WR)
(NOTE 2)
ns
3. This standard value shows the timing when the output is off,
and does not show hold time of data bus.
Hold time of data bus varies with capacitor volume and pull-up
(pull-down) resistance value.
Hold time of data bus is expressed in
t = –CR X ln (1 – VOL / VCC2)
by a circuit of the right figure.
For example, when VOL = 0.2VCC2, C = 30pF, R = 1k
, hold time
of output “L” level is
t = – 30pF X 1k
X ln (1 – 0.2VCC2 / VCC2)
= 6.7ns.
DBi
R
C
(NOTE 1)
(NOTE 2)
2. Calculated according to the BCLK frequency as follows:
f(BCLK)
0.5 X 109
[ns]
n is “1” for 1-wait setting, “2” for 2-wait setting
and “3” for 3-wait setting.
When n=1, f(BCLK) is 12.5MHz or less.
– 10
NOTES:
HLDA Output Delay Time
40ns
td(BCLK-HLDA)
See Figure 5.12
相關PDF資料 |
PDF描述 |
|---|---|
| M3062AFCVFP-U | 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100 |
| M3062CF8TGP-B | 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100 |
| M3062JFHTGP-B7 | 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100 |
| M30622F8PFP-D9 | 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100 |
| M30627FHPGP-D5 | 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP128 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M30625MGA-XXXGP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30625MGM-XXXGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30625MGN-A25GP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30625MGN-XXXGP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30625MGP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復。