![](http://datasheet.mmic.net.cn/30000/M30621MA-XXXGP_datasheet_2359032/M30621MA-XXXGP_11.png)
Memory
Mitsubishi microcomputers
M16C / 62 Group (80-pin)
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
10
Operation of Functional Blocks
The M16C/62(80-pin version) group accommodates certain units in a single chip. These units include ROM
and RAM to store instructions and data and the central processing unit (CPU) to execute arithmetic/logic
operations. Also included are peripheral units such as timers, serial I/O, D-A converter, DMAC, CRC calcu-
lation circuit, A-D converter, and I/O ports.
The following explains each unit.
Memory
Figure 1.4.1 is a memory map of the M16C/62 group. The address space extends the 1M bytes from
address 0000016 to FFFFF16. From FFFFF16 down is ROM. For example, in the M30623MC-XXXFP, there
is 128K bytes of internal ROM from E000016 to FFFFF16. The vector table for fixed interrupts such as the
_______
reset and NMI are mapped to FFFDC16 to FFFFF16. The starting address of the interrupt routine is stored
here. The address of the vector table for timer interrupts, etc., can be set as desired using the internal
register (INTB). See the section on interrupts for details.
From 0040016 up is RAM. For example, in the M30623MC-XXXFP, 5K bytes of internal RAM is mapped to
the space from 0040016 to 017FF16. In addition to storing data, the RAM also stores the stack used when
calling subroutines and when interrupts are generated.
The SFR area is mapped to 0000016 to 003FF16. This area accommodates the control registers for periph-
eral devices such as I/O ports, A-D converter, serial I/O, and timers, etc. Figures 1.7.1 to 1.7.3 are location
of peripheral unit control registers. Any part of the SFR area that is not occupied is reserved and cannot be
used for other purposes.
The special page vector table is mapped to FFE0016 to FFFDB16. If the starting addresses of subroutines
or the destination addresses of jumps are stored here, subroutine call instructions and jump instructions
can be used as 2-byte instructions, reducing the number of program steps.
Figure 1.4.1. Memory map
0000016
YYYYY16
FFFFF16
0040016
XXXXX16
Internal ROM area
SFR area
For details, see Figures
1.7.1 to 1.7.3
Internal RAM area
Reserved
area
FFE0016
FFFDC16
FFFFF16
Note: Set PM13 to “1” in M30625MG/FG. Otherwise set PM13 to “0”.
Undefined instruction
Overflow
BRK instruction
Address match
Single step
Watchdog timer
Reset
Special page
vector table
DBC
NMI
Address
XXXXX16
Type No.
Address
YYYYY16
M30623M4
00FFF16
F800016
E800016
017FF16
M30623MA
E000016
017FF16
M30623MC
M30623M8
F000016
013FF16
F000016
02BFF16
M30621M8
E000016
02BFF16
M30621MC/EC
E800016
02BFF16
M30621MA
C000016
053FF16
M30625MG/FG