參數(shù)資料
型號(hào): M30623M6P-XXXGP
元件分類(lèi): 微控制器/微處理器
英文描述: 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP80
封裝: 14 X 14 MM, 0.65 MM PITCH, PLASTIC, QFP-80
文件頁(yè)數(shù): 55/87頁(yè)
文件大?。?/td> 919K
代理商: M30623M6P-XXXGP
VCC1 = VCC2 = 3V
M16C/62P Group (M16C/62P, M16C/62PT)
5. Electrical Characteristics (M16C/62P)
4
8
f
o
4
0
2
,
1
0
p
e
S
0
3
.
2
.
v
e
R
Z
0
3
2
0
-
1
0
B
3
0
J
E
R
page 59
Table 5.46 Memory expansion and Microprocessor Modes
(for 1- to 3-wait setting and external area access)
Switching Characteristics
Symbol
Standard
Measuring
Condition
Max.
Min.
ParameterUnit
td(BCLK-AD)
Address Output Delay Time30ns
th(BCLK-AD)
Address Output Hold Time (in relation to BCLK)4
ns
th(BCLK-CS)
Chip Select Output Hold Time (in relation to BCLK)4
ns
td(BCLK-ALE)
ALE Signal Output Delay Time25ns
th(BCLK-ALE)
ALE Signal Output Hold Time
–4
ns
td(BCLK-RD)
RD Signal Output Delay Time30ns
th(BCLK-RD)
RD Signal Output Hold Time0
ns
td(BCLK-WR)
WR Signal Output Delay Time30ns
th(BCLK-WR)
WR Signal Output Hold Time0
ns
td(BCLK-DB)
Data Output Delay Time (in relation to BCLK)40ns
th(BCLK-DB)
Data Output Hold Time (in relation to BCLK)(3)
4ns
th(WR-DB)
Data Output Hold Time (in relation to WR)(3)
ns
td(DB-WR)
Data Output Delay Time (in relation to WR)ns
1. Calculated according to the BCLK frequency as follows:
f(BCLK)
(n–0.5) X 109
– 40
[ns]
td(BCLK-CS)
Chip Select Output Delay Time30ns
th(RD-AD)
Address Output Hold Time (in relation to RD)0
ns
th(WR-AD)
Address Output Hold Time (in relation to WR)
(NOTE 2)
ns
3. This standard value shows the timing when the output is off,
and does not show hold time of data bus.
Hold time of data bus varies with capacitor volume and pull-up
(pull-down) resistance value.
Hold time of data bus is expressed in
t = –CR X ln (1 – VOL / VCC2)
by a circuit of the right figure.
For example, when VOL = 0.2VCC2, C = 30pF, R = 1k
, hold time
of output “L” level is
t = – 30pF X 1k
X ln (1 – 0.2VCC2 / VCC2)
= 6.7ns.
DBi
R
C
(NOTE 1)
(NOTE 2)
2. Calculated according to the BCLK frequency as follows:
f(BCLK)
0.5 X 109
[ns]
n is “1” for 1-wait setting, “2” for 2-wait setting
and “3” for 3-wait setting.
When n=1, f(BCLK) is 12.5MHz or less.
– 10
NOTES:
HLDA Output Delay Time
40ns
td(BCLK-HLDA)
See Figure 5.12
相關(guān)PDF資料
PDF描述
M30626FHPFP-D5 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100
M30626FHPFP-D9 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100
M30626FJPGP-U5 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100
M3062CF8TFP-U7 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100
M30626FJPGP-U5 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M30623M8 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30623M8A-2Y6GP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30623M8A-XXXGP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30623M8P- 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30623M8P-XXXGP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER