![](http://datasheet.mmic.net.cn/30000/M30622F8PGP_datasheet_2359050/M30622F8PGP_293.png)
293
Mitsubishi microcomputers
M16C / 62P Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Differences Between M16C/62P and M16C/62A
Under
development
Preliminary Specifications Rev.1.0
Specifications in this manual are tentative and subject to change.
Differences Between M16C/62P and M16C/62A
Item
M16C/62A
M16C/62P
Shortest instruction
execution time
Supply voltage
62.5ns (f(XIN)=16MHZ, VCC=4.2V to 5.5V)
100ns (f(XIN)=10MHZ, VCC=2.7V to 5.5V
with software one-wait)
4.2V to 5.5V (f(XIN)=16MHZ, without
software wait)
2.7V to 5.5V (f(XIN)=10MHZ, with software
one-wait)
41.7ns (f(BCLK)=24MH Z, VCC1=3.0 to 5.5V)
100ns (f(BCLK)=10MH Z, VCC1=2.7 to 5.5V)
VCC1=3.0 to 5.5V, V CC2=3.0V to VCC1
(f(BCLK)=24MH Z)
VCC1=VCC2=2.7 to 5.5V
(f(BCLK)=10MH Z)
Clock Generating
Circuit
Address match
interrupt
Memory area
Watchdog timer
Memory area expandable
(4 Mbytes)
XIN, XCIN
Main clock division rate when main
clock is stopped: No change
XIN drive capacity when main clock is
stopped: No change
2
Watchdog timer interrupt or watchdog
timer reset is selected
Count source protective mode is available
32.5mA (VCC=5V, f(XIN)=16MHz)
8.5mA (VCC=3V, f(XCIN)=10MHz with
software one-wait)
0.9
A(VCC=3V, f(XCIN)=32kHz,
when wait mode)
Low power
consumption
1 Mbytes fixed
PLL, XIN, XCIN, ring oscillator
Main clock division rate when main clock is
stopped: Divide-by-8 frequency
XIN drive capacity when main clock is
stopped: HIGH
4
Watchdog timer interrupt
No count source protective mode
18mA (VCC1=VCC2=5V, f(BCLK)=24MHz)
8mA
(VCC1=VCC2=3V, f(BCLK)=10MHz)
1.8
A(VCC1=VCC2=3V, f(XCIN)=32kHz,
when wait mode)
Note: About the details and the electric characteristics, refer to data sheet.
Differences in Mask ROM Version and Flash Memory Version (1) (Note)
I/O power supply
Double (VCC1, VCC2)
Single (VCC)
Package
100-pin, 128-pin plastic mold QFP
80-pin, 100-pin plastic mold QFP
Oscillation stop,
re-oscillation detection
function
Built-in
None
External device
connect area
0400016–07FFF16(PM13=0)
0800016–0FFFF16(PM10=0)
1000016–26FFF16
2800016–7FFFF16
8000016–CFFFF16(PM13=0)
D000016–FFFFF16(Microprocessor mode)
0400016–05FFF16(PM13=0)
0600016–CFFFF16
D000016–FFFFF16(Microprocessor mode)
Upper address in
memory expansion
mode and
microprocessor mode
P40 to P43 (A16 to A19), P34 to P37 (A12 to
A15) : Switchable between address bus and
port
P40 to P43 (A16 to A19) : Switchable between
address bus and port
Access to SFR
1 wait fixed
Variable (1 to 2 waits)
Software wait to
external area
Variable (0 to 1 wait)
Variable (0 to 3 waits)
Protect
Can be set for PM0, PM1, CM0, CM1,
PD9, S3C, S4C registers
Can be set for PM0, PM1, PM2, CM0,
CM1, CM2, PLC0, INVC0, INVC1, PD9, S3
C, S4C, TB2SC, PCLKR, VCR2, D4INT
registers
Voltage detection
circuit
Built-in
Vdet2, Vdet3, Vdet4 detect
Power supply voltage down detect interrupt
Hardware reset 2
None
System clock
protective function
Built-in
None
(protected by protect register)