- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384277 > EDD1216AJTA-7B-E (ELPIDA MEMORY INC) 128M bits DDR SDRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | EDD1216AJTA-7B-E |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類： | DRAM |
| 英文描述： | 128M bits DDR SDRAM |
| 中文描述： | 8M X 16 DDR DRAM, 0.75 ns, PDSO66 |
| 封裝： | ROHS COMPLIANT, PLASTIC, TSOP2-66 |
| 文件頁數(shù)： | 15/52頁 |
| 文件大小： | 513K |
| 代理商： | EDD1216AJTA-7B-E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
EDD1216AJTA
Data Sheet E0972E30 (Ver. 3.0)
15
CKE (input pin)
This pin determines whether or not the next CK is valid. If CKE is high, the next CK rising edge is valid. If CKE is
low. CKE controls power down and self-refresh. The power down and the self-refresh commands are entered when
the CKE is driven low and exited when it resumes to high. CKE must be maintained high throughout read or write
access.
The CKE level must be kept for 1 CK cycle at least, that is, if CKE changes at the cross point of the CK rising edge
and the /CK falling edge with proper setup time tIS, by the next CK rising edge CKE level must be kept with proper
hold time tIH.
UDM, LDM (input pin)
DMs are the reference signals of the data input mask function. DMs are sampled at the cross point of DQS and
VREF. DMs provide the byte mask function. When DM = high, the data input at the same timing are masked while
the internal burst counter will be count up. In
×
16 products, LDM controls the lower byte (DQ0 to DQ7) and UDM
controls the upper byte (DQ8 to DQ15) of write data.
DQ0 to DQ15 (input/output pins)
Data is input to and output from these pins.
UDQS, LDQS (input and output pin)
DQS provides the read data strobes (as output) and the write data strobes (as input). In
×
16 products, LDQS is the
lower byte (DQ0 to DQ7) data strobe signal, UDQS is the upper byte (DQ8 to DQ15) data strobe signal.
VDD, VSS, VDDQ, VSSQ (Power supply)
VDD and VSS are power supply pins for internal circuits. VDDQ and VSSQ are power supply pins for the output
buffers.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDD1232AABH | 128M bits DDR SDRAM (4M words x 32 bits) |
| EDD1232AABH-6B-E | GT 2C 2#0 SKT PLUG |
| EDD1232AAFA | 128M bits DDR SDRAM (4M words x 32 bits) |
| EDD1232AAFA-6B-E | 128M bits DDR SDRAM (4M words x 32 bits) |
| EDD1232AAFA-7A-E | 128M bits DDR SDRAM (4M words x 32 bits) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDD1216ALTA | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128 M-bit Synchronous DRAM with Double Data Rate (4-bank, SSTL_2) |
| EDD1216ALTA-1A | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128 M-bit Synchronous DRAM with Double Data Rate (4-bank, SSTL_2) |
| EDD1216ALTA-75 | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128 M-bit Synchronous DRAM with Double Data Rate (4-bank, SSTL_2) |
| EDD1216ALTA-7A | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128 M-bit Synchronous DRAM with Double Data Rate (4-bank, SSTL_2) |
| EDD12322GBH-6ETS-F | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR Mobile RAM? WTR (Wide Temperature Range) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。