![](http://datasheet.mmic.net.cn/30000/M30280M6-XXXHP_datasheet_2358793/M30280M6-XXXHP_127.png)
M16C/28 Group
Under development Preliminary specification
Specifications in this manual are tentative and subject to change.
12.3 Three-phase Motor Control Timer Function
Rev.0.60 2004.02.01
page 109 of N
REJ09B0047-0060Z
12.3 Three-phase Motor Control Timer Function
Timers A1, A2, A4 and B2 can be used to output three-phase motor drive waveforms. Table 12.3.1 lists the
specifications of the three-phase motor control timer function. Figure 12.3.1 shows the block diagram for
three-phase motor control timer function. Also, the related registers are shown on Figure 12.3.2 to Figure
12.3.8.
Table 12.3.1. Three-phase Motor Control Timer Function Specifications
active disable function
Item
Specification
Three-phase waveform output pin
___
Six pins (U, U, V, V, W, W)
Forced cutoff input (Note 1)
_____
Input “L” to SD pin
Used Timers
Timer A4, A1, A2 (used in the one-shot timer mode)
___
Timer A4: U- and U-phase waveform control
___
Timer A1: V- and V-phase waveform control
___
Timer A2: W- and W-phase waveform control
Timer B2 (used in the timer mode)
Carrier wave cycle control
Dead timer timer (3 eight-bit timer and shared reload register)
Dead time control
Output waveform
Triangular wave modulation, Sawtooth wave modification
Enable to output “H” or “L” for one cycle
Enable to set positive-phase level and negative-phase
level respectively
Carrier wave cycle
Triangular wave modulation: count source x (m+1) x 2
Sawtooth wave modulation: count source x (m+1)
m: Setting value of TB2 register, 0 to 65535
Count source: f1, f2, f8, f32, fC32
Three-phase PWM output width
Triangular wave modulation: count source x n x 2
Sawtooth wave modulation: count source x n
n: Setting value of TA4, TA1 and TA2 register (of TA4,
TA41, TA1, TA11, TA2 and TA21 registers when setting
the INV11 bit to “1”), 1 to 65535
Count source: f1, f2, f8, f32, fC32
Dead time
Count source x p, or no dead time
p: Setting value of DTT register, 1 to 255
Count source: f1, f2, f1 divided by 2, f2 divided by 2
Active level
Eable to select “H” or “L”
Positive and negative-phase concurrent
Positive and negative-phases concurrent active disable
function
Positive and negative-phases concurrent active detect func-
tion
Interrupt frequency
For Timer B2 interrupt, select a carrier wave cycle-to-cycle
basis through 15 times carrier wave cycle-to-cycle basis
_____
Note 1: When three phase motor control function is enabled (INV02=1) P85 becomes SD. Do not use P85 for
_____
GPIO. If the SD fueature is not needed then P85/SD must always be driven high.
_____
__
When SD is driven low, INV03 (three phase output control bit) is cleared, pins U(P80), U(P81),
__
___
V(P72), V(P73), W(P74), W(P75) pins go back to GPIO mode and are controlled by their corresponding
_____
Port Direction and Data registers. In addition if bit IVPRC1 is set to 1 when SD is driven low pin P80,
P81, P72, P73, P74, P75 tri-state regardless of when function (3 phase, GPIO, or UART) is assigned to
them.
Related pins
P72/CLK2/TA1OUT/V/RXD1
_________ _________
___
P73/CTS2/RTS2/TA1IN/V/TXD1
P74/TA2OUT/W
____
P75/TA2IN/W
P80/TA4OUT/U
___
P81/TA4IN/U