- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370831 > M30240M3-XXXFP (Mitsubishi Electric Corporation) SSR H/S ZS CURR SENSE 4-32VDC 50A 600V OTP NPN NO PDF資料下載
參數(shù)資料
| 型號(hào)： | M30240M3-XXXFP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | SSR H/S ZS CURR SENSE 4-32VDC 50A 600V OTP NPN NO |
| 中文描述： | 單片16位CMOS微機(jī) |
| 文件頁數(shù)： | 125/142頁 |
| 文件大?。?/td> | 1637K |
| 代理商： | M30240M3-XXXFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁當(dāng)前第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁
1-125
Mitsubishi microcomputers
M30240 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Preliminary Specifications REV. E
Specifications in this manual are tentative and subject to change
Usage Precautions
3.1.4 DMAC
When the DMA enable bit (bit 3 of DM0CON and DM1CON) is set to “1”, the DMAC is in an active
state.
The DMA request bit (bit 2 of DM0CON and DM1CON) is set to “1” when a request for DMA transfer
occurs, regardless of the state of the DMA enable bit.
If the DMAC is active when the request bit becomes “1”, the data transfer begins immediately. The
request bit is cleared to “0” when the transfer begins. It is also possible for the DMA request bit to get
set to a “1” due to the DMA request cause select bits being changed. Therefore, the DMA request bit
should be cleared (“0”) after changing the DMA request cause select bits.
To best judge the state of the DMAC, the DMA enable bit should be read instead of the DMA request
bit.
3.1.5 Interrupts
Reading address 00000
16
When a maskable interrupts occurs, the CPU reads the interrupt information (the interrupt number and in-
terrupt request level) in the interrupt sequence.
The interrupt request bit of the corresponding interrupt written in address 00000
16
is then set to “0”.
Reading address 00000
16
by software sets enabled highest priority interrupt source request bit to “0”.
Though the interrupt is generated, the interrupt routine may not be executed.
Do not read address 00000
16
by software.
Setting the stack pointer
The value of the stack pointer is initialized to 00000
16
immediately after reset. Accepting an interrupt before
setting a value in the stack pointer may cause program runaway. Be sure to set a value in the stack pointer
before accepting an interrupt.
When using the NMI interrupt, initialize the stack pointer at the beginning of a program. Concerning the first
instruction immediately after reset, generating any interrupts including the NMI interrupt is prohibited.
Setting interrupts
Changing the Interrupt Priority Level select bit (ILVL) and clearing the Interrupt Request bit (IR) in the In-
terrupt Control Registers (ICR) while the Interrupt enable flag (I-FLAG) is “1”, may result in unintended op-
erations, such as BRK and other interrupts being generated. It is recommended that the interrupts be
disabled by clearing the I-FLAG before setting ILVL or clearing the IR bit. To prevent the I-FLAG from being
set before the ICR is rewritten due to the effects of the instruction queue, instructions that equal a minimum
of 2 cycles should be inserted between writing to the ICR and setting the I-FLAG (2-NOPs, I MOV, I POP,
etc.)
The NMI interrupt
As for the NMI interrupt pin, an interrupt cannot be prohibited. Connect it to the Vcc pin if unused.
Do not get into stop mode or wait mode with the NMI pin set to “0”.
3.1.6 Noise
To reduce the possibility of noise problems:
Connect a bypass capacitor (approximately 0.1 uF) across the Vss pin and the Vcc pin with the short-
est possible wiring
Use circuit traces with a larger diameter than other signal traces for Vss and Vcc.
3.1.7 Stop Mode and Wait Mode
When returning from stop mode by hardware reset, RESET pin must be set to “L” level until main
clock oscillation is stabilized.
When entering either wait or stop mode, you must first enable any interrupts you want to cancel the
wait or stop. Also, make sure to disable any interrupts that you don’t want to cancel the wait or stop.
If only hardware reset or NMI interrupts are desired to cancel wait or stop, all other interrupt priority
levels should be set to “0”.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M30240S3-XXXFP | SSR H/S ZS CURR SENSE 4-32VDC 50A 600V OTP PNP NO |
| M30240M4-XXXFP | SSR H/S ZS CS AR 4-32VDC 30A 230V OTP NPN NO |
| M30240 | SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240E1 | SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240E2 | SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M30240M4 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240M4-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240M5 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240M5-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30240M6 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。