- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45010 > M30102M3-XXXFP 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP48 PDF資料下載
參數(shù)資料
| 型號(hào)： | M30102M3-XXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP48 |
| 封裝： | PLASTIC, LQFP-48 |
| 文件頁(yè)數(shù)： | 15/163頁(yè) |
| 文件大?。?/td> | 2767K |
| 代理商： | M30102M3-XXXFP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)
Under
development
Tentative Specifications REV.E1
Specifications in this manual are tentative and subject to change.
Mitsubishi microcomputers
M30100/M30102 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
A-D Converter
111
A-D Converter
The A-D converter consists of one 10-bit successive approximation A-D converter circuit with a capacitive
coupling amplifier. Pins P00 to P07, P10 to P13, P40 and P41 also function as the analog signal input pins.
The direction registers of these pins for A-D conversion must therefore be set to input. The Vref connect bit
(bit 5 at address 00D716) can be used to isolate the resistance ladder of the A-D converter from the refer-
ence voltage input pin (VREF) when the A-D converter is not used. Doing so stops any current flowing into
the resistance ladder from VREF, reducing the power dissipation. When using the A-D converter, start A-D
conversion only after connecting to VREF.
The result of A-D conversion is stored in the A-D registers. When set to 10-bit precision, the low 8 bits are
stored in the even addresses and the high 2 bits in the odd addresses. When set to 8-bit precision, the low
8 bits are stored in the even addresses.
Table 1.16.1 shows the performance of the A-D converter. Figure 1.16.1 shows the block diagram of the A-
D converter, and Figures 1.16.2 and 1.16.3 show the A-D converter-related registers.
Table 1.16.1. Performance of A-D converter
Item
Performance
Method of A-D conversion Successive approximation (capacitive coupling amplifier)
Analog input voltage (Note 1) 0V to VCC
Operating clock
φAD (Note 2) VCC = 5V
fAD, divide-by-2 of fAD, divide-by-4 of fAD, fAD=f(XIN)
VCC = 3V
divide-by-2 of fAD, divide-by-4 of fAD, fAD=f(XIN)
Resolution
8-bit or 10-bit (selectable)
Absolute precision
VCC = 5V
Without sample and hold function
±3LSB
With sample and hold function (8-bit resolution)
±2LSB
With sample and hold function (10-bit resolution)
AN0 to AN11 input :
±3LSB
ANEX0 and ANEX1 input (including mode in which external
operation amp is connected) :
±7LSB
VCC = 3V
Without sample and hold function (8-bit resolution)
±2LSB
Operating modes
One-shot mode and repeat mode (Note 3)
Analog input pins
12 pins (AN0 to AN11) + 2 pins (ANEX0 to ANEX1)
A-D conversion start condition Software trigger
A-D conversion starts when the A-D conversion start flag changes to “1”
Conversion speed per pin Without sample and hold function
8-bit resolution: 49
φAD cycles, 10-bit resolution: 59 φAD cycles
With sample and hold function
8-bit resolution: 28
φAD cycles, 10-bit resolution: 33 φAD cycles
Note 1: Does not depend on use of sample and hold function.
Note 2: Divide fAD if (XIN) exceeds 10MHz, and make
φAD equal to or lower than 10MHz. Also if Vcc is less
than 4.2V or an external RC circuit is used for the main clock, divide fAD and make
φAD equal to or
lower than fAD/2.
Without sample and hold function, set the
φAD frequency to 250kHz min.
With the sample and hold function, set the
φAD frequency to 1MHz min.
Note 3: In repeat mode, only 8-bit mode can be used.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M30100M3-XXXFP | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP32 |
| M30100F3TFP | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP32 |
| M30102M2T-XXXFP | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP48 |
| M30100M2T-XXXFP | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP32 |
| M30102M6T-XXXFP | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M30102T-PTC | 制造商:Renesas Electronics Corporation 功能描述:DEV 48PIN .5MM QFP CNVTR FOR M30100T-PRB - Bulk |
| M30-1050046 | 功能描述:集管和線殼 FML CRIMP CONTACT 1.25MM,AWG 26-30, RL RoHS:否 產(chǎn)品種類:1.0MM Rectangular Connectors 產(chǎn)品類型:Headers - Pin Strip 系列:DF50 觸點(diǎn)類型:Pin (Male) 節(jié)距:1 mm 位置/觸點(diǎn)數(shù)量:16 排數(shù):1 安裝風(fēng)格:SMD/SMT 安裝角:Right 端接類型:Solder 外殼材料:Liquid Crystal Polymer (LCP) 觸點(diǎn)材料:Brass 觸點(diǎn)電鍍:Gold 制造商:Hirose Connector |
| M30-1060046 | 功能描述:集管和線殼 FML CRIMP CONTACT 1.25MM,AWG 26-30,LSE RoHS:否 產(chǎn)品種類:1.0MM Rectangular Connectors 產(chǎn)品類型:Headers - Pin Strip 系列:DF50 觸點(diǎn)類型:Pin (Male) 節(jié)距:1 mm 位置/觸點(diǎn)數(shù)量:16 排數(shù):1 安裝風(fēng)格:SMD/SMT 安裝角:Right 端接類型:Solder 外殼材料:Liquid Crystal Polymer (LCP) 觸點(diǎn)材料:Brass 觸點(diǎn)電鍍:Gold 制造商:Hirose Connector |
| M3010A | 制造商:Honeywell Sensing and Control 功能描述:GENERAL MARKET VRS |
| M3010A25 | 制造商:Honeywell Sensing and Control 功能描述:GENERAL MARKET VRS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。