- 您現在的位置：買賣IC網 > PDF目錄45010 > M30100M2-XXXFP 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP32 PDF資料下載
參數資料
| 型號： | M30100M2-XXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP32 |
| 封裝： | 7 X 7 MM, 0.80 MM PITCH, PLASTIC, LQFP-32 |
| 文件頁數： | 84/166頁 |
| 文件大?。?/td> | 2060K |
| 代理商： | M30100M2-XXXFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁當前第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁
Under
development
Tentative Specifications REV.E1
Specifications in this manual are tentative and subject to change.
Mitsubishi microcomputers
M30100/M30102 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
21
Clock Generating Circuit
The following paragraphs describes the clocks generated by the clock generating circuit.
(1) Main clock
The main clock is generated by the main clock oscillation circuit. After reset, oscillation starts. The clock
can be stopped using the main clock stop bit (bit 5 at address 000616). Stopping the clock reduces the
power dissipation.
After the oscillation of the main clock oscillation circuit has stabilized, the drive capacity of the XOUT pin
can be reduced using the XIN-XOUT drive capacity select bit (bit 5 at address 000716). Reducing the drive
capacity of the XOUT pin reduces the power dissipation. This bit changes to “1” when shifting from high-
speed/medium-speed mode to stop mode and at a reset. When shifting from low-speed/low power dissi-
pation mode to stop mode, the value before stop mode is retained.
(2) Sub-clock
The sub-clock is generated by the sub-clock oscillation circuit. No sub-clock is generated after a reset.
After oscillation is started using the port Xc select bit (bit 4 at address 000616), the sub-clock can be
selected as BCLK by using the system clock select bit (bit 7 at address 000616). However, be sure that
the sub-clock oscillation has fully stabilized before switching.
After the oscillation of the sub-clock oscillation circuit has stabilized, the drive capacity of the XCOUT pin
can be reduced using the XCIN-XCOUT drive capacity select bit (bit 3 at address 000616). Reducing the
drive capacity of the XCOUT pin reduces the power dissipation. This bit changes to “1” when shifting to
stop mode and at a reset.
(3) BCLK
The BCLK is the clock that drives the CPU. The clock source for BCLK is as follows: (1) the clock derived
by dividing the main clock by 1, 2, 4, 8, or 16, (2) fC, or (3) the clock derived by dividing the clock supplied
by the ring oscillator circuit (fRING) by 1, 2, 4, 8 or 16. After reset, the BCLK is derived by dividing the fRING
by 8. When using an external RC oscillator circuit for the main clock, 1 division of the main clock cannot
be selected as BCLK.
The main clock division select bit 0(bit 6 at address 000616) changes to “1” when shifting from high-
speed/medium-speed mode to stop mode and at reset. When shifting from low-speed/low power dissipa-
tion mode to stop mode, the value before stop mode is retained.
(4) Peripheral function clock
a. f1, f8, f32
The clock for the peripheral devices is derived from the main clock or by dividing it by 8 or 32. The
peripheral function clock is stopped as follows: (i) by stopping the main clock or (ii) by executing an
WAIT instruction after setting the WAIT peripheral function clock stop bit (bit 2 at 000616) to “1”. When
using an external RC oscillator circuit for the main clock, f1 cannot be selected as the operation clock
of some peripheral devices.
b. fAD
This clock has the same frequency as the main clock and is used in A-D conversion.
(5) fC32
This clock is derived by dividing the sub-clock by 32. It is used for the timer 1, timer X, timer Y and timer
Z counts. Figure 1.8.6 shows the block diagram of fc32 .
(6) fC
This clock has the same frequency as the sub-clock. It is used for BCLK and for the watchdog timer.
(7) fRING
This clock is supplied by the ring oscillator circuit. In the ring oscillator mode, the clock divided by the
division ratio selected with the main clock division select bit 0 and bit 1(bit 6 at address 000616, and bit 6
and bit 7 at address 000716) is supplied as BCLK. Immediately after reset, 8 divisions of this clock is
supplied as BCLK. The ring oscillator oscillation can be set to BCLK when oscillation stop is detected or
with the main clock switching bit (bit 2 at address 000C16).
相關PDF資料 |
PDF描述 |
|---|---|
| M30100F3TFP | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP32 |
| M30100M3-XXXFP | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP32 |
| M30100M3T-XXXFP | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP32 |
| M301N2M8T-XXXFP | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP48 |
| M301N2M4T-XXXFP | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP48 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| M30100T3-RPD-E | 制造商:Renesas Electronics Corporation 功能描述:DEV EMULATOR POD M16C/10 SERIES - Bulk |
| M30100T-PTC | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Converter for Connecting 32-pin 0.8mm-pitch QFP for M30100T-PRB (for M16C/10 Group M30100) |
| M30-1010046 | 功能描述:集管和線殼 1.25MM FEMALE CRIMP TIN PK OF 105 RoHS:否 產品種類:1.0MM Rectangular Connectors 產品類型:Headers - Pin Strip 系列:DF50 觸點類型:Pin (Male) 節(jié)距:1 mm 位置/觸點數量:16 排數:1 安裝風格:SMD/SMT 安裝角:Right 端接類型:Solder 外殼材料:Liquid Crystal Polymer (LCP) 觸點材料:Brass 觸點電鍍:Gold 制造商:Hirose Connector |
| M3010102636207.32LLZZ | 制造商:3M Electronic Products Division 功能描述:QUOTE # V05-0068 |
| M30102 | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復。