參數(shù)資料
型號(hào): M2V28S40TP-6
廠商: Mitsubishi Electric Corporation
英文描述: 128 x 64 pixel format, LED Backlight available
中文描述: 128M的同步DRAM
文件頁數(shù): 21/52頁
文件大小: 639K
代理商: M2V28S40TP-6
M2V28S20TP-6,-7,-8
M2V28S30TP-6,-7,-7L,-8,-8L
M2V28S40TP-7,-7L,-8,-8L
Jun. '99
MITSUBISHI LSIs
SDRAM (Rev. 1.0E)
128M Synchronous DRAM
(4-BANK x 8,388,608-WORD x 4-BIT)
(4-BANK x 4,194,304-WORD x 8-BIT)
(4-BANK x 2,097,152-WORD x 16-BIT)
21
BURST INTERRUPTION
[ Read Interrupted by Read ]
Burst read operation can be interrupted by new read of any bank. Random column access is
allowed READ to READ interval is minimum 1 CLK..
Read Interrupted by Read (BL=4, CL=3)
[ Read Interrupted by Write ]
Burst read operation can be interrupted by write of any bank. Random column access is
allowed. In this case, the DQ should be controlled adequately by using the DQM to prevent the bus
contention. The output is disabled automatically 1 cycle after WRITE assertion.
CLK
Command
A0-9
A10
BA0,1
DQ
Yi
Qai0
Qaj1 Qbk0 Qbk1
Qaj0
Qbk2
Qal0
Qal1
Qal2
Qal3
READ READ
READ
READ
Yj
Yk
Yl
0
0
0
0
00
10
00
01
A11
DQM control
Write control
Read Interrupted by Write (BL=4, CL=3)
CLK
Command
A0-9
A10
BA0,1
Q
READ
Yi
0
00
Qai0
Write
Yj
0
00
D
Daj0
Daj1
Daj2
Daj3
DQM
A11
相關(guān)PDF資料
PDF描述
M2V28S40ATP-7 128M Synchronous DRAM
M2V28S40ATP-7L 128M Synchronous DRAM
M2V28S40ATP-8 128M Synchronous DRAM
M2V28S40ATP-8L 128M Synchronous DRAM
M2V28S40TP 128M Synchronous DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M2V28S40TP-7 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:128M Synchronous DRAM
M2V28S40TP-7L 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:128M Synchronous DRAM
M2V28S40TP-8 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:128M Synchronous DRAM
M2V28S40TP-8L 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:128M Synchronous DRAM
M2V3HM6S 制造商:Johnson Electric / Parlex Corporation 功能描述: