2-8 Revision 13 Power Consumption of Various Internal Resources SSTL3 (I) 30 3.3 26.02 114.87 SSTL3 (II" />
參數(shù)資料
型號: M1A3PE3000-2PQG208I
廠商: Microsemi SoC
文件頁數(shù): 78/162頁
文件大?。?/td> 0K
描述: IC FPGA 1KB FLASH 3M 208-PQFP
標準包裝: 24
系列: ProASIC3E
RAM 位總計: 516096
輸入/輸出數(shù): 147
門數(shù): 3000000
電源電壓: 1.425 V ~ 1.575 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 208-BFQFP
供應商設備封裝: 208-PQFP(28x28)
ProASIC3E DC and Switching Characteristics
2-8
Revision 13
Power Consumption of Various Internal Resources
SSTL3 (I)
30
3.3
26.02
114.87
SSTL3 (II)
30
3.3
42.21
131.76
Differential
LVDS/B-LVDS/M-LVDS
2.5
7.70
89.62
LVPECL
3.3
19.42
168.02
Notes:
1. Dynamic power consumption is given for standard load and software default drive strength and output slew.
2. PDC3 is the static power (where applicable) measured on VCCI.
3. PAC10 is the total dynamic power measured on VCC and VCCI.
4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.
Table 2-9 Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings (continued)
CLOAD
(pF)
VCCI
(V)
Static Power
PDC3 (mW)2
Dynamic Power
PAC10 (W/MHz)3
Table 2-10 Different Components Contributing to the Dynamic Power Consumption in ProASIC3E Devices
Parameter
Definition
Device-Specific Dynamic Contributions
(W/MHz)
A3PE600
A3PE1500
A3PE3000
PAC1
Clock contribution of a Global Rib
12.77
16.21
19.7
PAC2
Clock contribution of a Global Spine
1.85
3.06
4.16
PAC3
Clock contribution of a VersaTile row
0.88
PAC4
Clock contribution of a VersaTile used as a sequential
module
0.12
PAC5
First contribution of a VersaTile used as a sequential
module
0.07
PAC6
Second contribution of a VersaTile used as a sequential
module
0.29
PAC7
Contribution of a VersaTile used as a combinatorial
module
0.29
PAC8
Average contribution of a routing net
0.70
PAC9
Contribution of an I/O input pin (standard-dependent)
PAC10
Contribution of an I/O output pin (standard-dependent)
PAC11
Average contribution of a RAM block during a read
operation
25.00
PAC12
Average contribution of a RAM block during a write
operation
30.00
PAC13
Static PLL contribution
2.55 mW
PAC14
Dynamic contribution for PLL
2.60
Note: For a different output load, drive strength, or slew rate, Microsemi recommends using the Microsemi power
calculator or SmartPower in Libero SoC.
相關(guān)PDF資料
PDF描述
A3PE3000-2PQG208I IC FPGA 1KB FLASH 3M 208-PQFP
ASM43DRKF CONN EDGECARD 86POS DIP .156 SLD
M1A3PE3000-2PQ208I IC FPGA 1KB FLASH 3M 208-PQFP
AMM43DRKF CONN EDGECARD 86POS DIP .156 SLD
HSC43DRAN-S734 CONN EDGECARD 86POS .100 R/A PCB
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M1A3PE3000-2PQG896 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3E Flash Family FPGAs
M1A3PE3000-2PQG896ES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3E Flash Family FPGAs
M1A3PE3000-2PQG896I 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3E Flash Family FPGAs
M1A3PE3000-2PQG896PP 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3E Flash Family FPGAs
M1A3PE3000-FFG484 制造商:Microsemi Corporation 功能描述:FPGA PROASIC3E 3M GATES 193MHZ 130NM 1.5V 484FBGA - Trays