2-48 Revision 13 Differential I/O Characteristics Physical Implementation Configuration of the I" />
  1. 參數資料
    型號: M1A3PE3000-1FG484
    廠商: Microsemi SoC
    文件頁數: 122/162頁
    文件大?。?/td> 0K
    描述: IC FPGA 1KB FLASH 3M 484-FBGA
    標準包裝: 40
    系列: ProASIC3E
    RAM 位總計: 516096
    輸入/輸出數: 341
    門數: 3000000
    電源電壓: 1.425 V ~ 1.575 V
    安裝類型: 表面貼裝
    工作溫度: 0°C ~ 70°C
    封裝/外殼: 484-BGA
    供應商設備封裝: 484-FPBGA(23x23)
    ProASIC3E DC and Switching Characteristics
    2-48
    Revision 13
    Differential I/O Characteristics
    Physical Implementation
    Configuration of the I/O modules as a differential pair is handled by the Designer software when the user
    instantiates a differential I/O macro in the design.
    Differential I/Os can also be used in conjunction with the embedded Input Register (InReg), Output
    Register (OutReg), Enable Register (EnReg), and DDR. However, there is no support for bidirectional
    I/Os or tristates with the LVPECL standards.
    LVDS
    Low-Voltage Differential Signaling (ANSI/TIA/EIA-644) is a high-speed, differential I/O standard. It
    requires that one data bit be carried through two signal lines, so two pins are needed. It also requires
    external resistor termination.
    The full implementation of the LVDS transmitter and receiver is shown in an example in Figure 2-22. The
    building blocks of the LVDS transmitter-receiver are one transmitter macro, one receiver macro, three
    board resistors at the transmitter end, and one resistor at the receiver end. The values for the three driver
    resistors are different from those used in the LVPECL implementation because the output standard
    specifications are different.
    Along with LVDS I/O, ProASIC3E also supports Bus LVDS structure and Multipoint LVDS (M-LVDS)
    configuration (up to 40 nodes).
    Figure 2-22 LVDS Circuit Diagram and Board-Level Implementation
    140
    100
    Z0 = 50
    165
    165
    +
    P
    N
    P
    N
    INBUF_LVDS
    OUTBUF_LVDS
    FPGA
    Bourns Part Number: CAT16-LV4F12
    相關PDF資料
    PDF描述
    A3PE3000-1FG484 IC FPGA 1KB FLASH 3M 484-FBGA
    A3PE3000-1FGG484 IC FPGA 1KB FLASH 3M 484-FBGA
    M1A3PE3000-1FGG484 IC FPGA 1KB FLASH 3M 484-FBGA
    AFS600-1FGG256K IC FPGA 4MB FLASH 600K 256FBGA
    AFS600-1FG256K IC FPGA 4MB FLASH 600K 256FBGA
    相關代理商/技術參數
    參數描述
    M1A3PE3000-1FG484I 功能描述:IC FPGA 1KB FLASH 3M 484-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASIC3E 標準包裝:1 系列:ProASICPLUS LAB/CLB數:- 邏輯元件/單元數:- RAM 位總計:129024 輸入/輸出數:248 門數:600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應商設備封裝:352-CQFP(75x75)
    M1A3PE3000-1FG896 功能描述:IC FPGA 1KB FLASH 3M 896-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASIC3E 產品培訓模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產品:Cyclone? IV FPGAs 標準包裝:60 系列:CYCLONE® IV GX LAB/CLB數:9360 邏輯元件/單元數:149760 RAM 位總計:6635520 輸入/輸出數:270 門數:- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應商設備封裝:484-FBGA(23x23)
    M1A3PE3000-1FG896ES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3E Flash Family FPGAs
    M1A3PE3000-1FG896I 功能描述:IC FPGA 1KB FLASH 3M 896-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASIC3E 標準包裝:1 系列:ProASICPLUS LAB/CLB數:- 邏輯元件/單元數:- RAM 位總計:129024 輸入/輸出數:248 門數:600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應商設備封裝:352-CQFP(75x75)
    M1A3PE3000-1FG896PP 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3E Flash Family FPGAs