ARM CortexTM-M1 Prod uct Br ief 9 T" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� M1A3P600L-1FGG484
寤犲晢锛� Microsemi SoC
鏂囦欢闋佹暩(sh霉)锛� 12/12闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC FPGA 1KB FLASH 600K 484-FBGA
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 40
绯诲垪锛� ProASIC3L
RAM 浣嶇附瑷堬細 110592
杓稿叆/杓稿嚭鏁�(sh霉)锛� 235
闁€鏁�(sh霉)锛� 600000
闆绘簮闆诲锛� 1.14V ~ 1.575 V
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
宸ヤ綔婧害锛� 0°C ~ 70°C
灏佽/澶栨锛� 484-BGA
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 484-FPBGA锛�23x23锛�
ARM CortexTM-M1
Prod uct Br ief
9
The processor supports both level and pulse interrupts. A
level interrupt is held asserted until it is cleared by the
ISR accessing the device. A pulse interrupt is a variant of
an edge model. The edge must be sampled on the rising
edge of the processor clock, HCLK, instead of being
asynchronous.
For level interrupts, if the signal is not deasserted before
the return from the interrupt routine, the interrupt
repends and reactivates. This is particularly useful for
FIFO and buffer-based devices because it ensures that
they drain either by a single ISR or by repeated
invocations, with no extra work. This means that the
device holds the signal in assert until the device is empty.
A pulse interrupt can be reasserted during the ISR so that
the interrupt can be pended and active at the same time.
The application design must ensure that a second pulse
does not arrive before the first pulse is activated. If it
does the second pend has no affect because it is already
pended. However, if the interrupt is asserted for at least
one cycle, the NVIC latches the pend bit. When the ISR
activates, the pend bit is cleared. If the interrupt asserts
again while it is activated, it can latch the pend bit again.
Processor Bus Interfaces
As currently available for use in M1 devices, the ARM
Cortex-M1 has an AHB-Lite external interface. The
processor also contains an internal bus called the Private
Peripheral Bus (PPB) for accesses to the Nested Vectored
Interrupt Controller (NVIC), Data Watchpoint (DW) unit,
and BreakPoint (BPU), but this is not directly accessible to
the user.
External Interface
The external interface is an AHB-Lite bus interface. The
processor accesses to AHB peripherals and memory are
implemented over this bus.
To prevent bus wait cycles from stalling the processor
during data stores, buffered stores to the external
interface go through a one-entry write buffer. If the
write buffer is full, subsequent accesses to the bus stall
until the write buffer has drained. The write buffer is
only used if the bus waits for the data phase of the
buffered store; otherwise, the transaction completes on
the bus.
Memory Interfaces
The tightly coupled memory interface defined in the
ARM Cortex-M1 architecture is not currently supported
on M1 devices. Future core releases will have support for
this memory interface.
Private Peripheral Bus
The AHB PPB is used to access the Nested Vector
Interrupt Controller and the debug components when
they are present. The PPB allows communication to flow
between the AHB and NVIC units and the debug circuitry
when it is implemented in the core.
Delivery and Deployment
ARM Cortex-M1 is delivered as a series of files by
CoreConsole that are directly imported into the Design
and Simulation folders by Libero IDE. These consist of the
BFM files and test wrapper, and the A1S secured CDB file,
which is the placed-and-routed ARM Cortex-M1 core,
actually instantiated on the user device. This deployment
flow is adopted to ensure that the design is kept
completely secure at all times.
Initially, the ARM Cortex-M1 processor is being made
available for use in Actel M1 devices with only one user
selectable option: with or without debug. The core is
configured with 0K ITCM, 0K DTCM, small multiplier,
little-endian, no OS extensions, and 1 interrupt.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
M1A3P600-FG144I IC FPGA 1KB FLASH 600K 144-FBGA
GBB106DHAD-S621 CONN EDGECARD 212PS R/A .050 SLD
A3P600-FGG144I IC FPGA 1KB FLASH 600K 144-FBGA
HSM44DRKN CONN EDGECARD 88POS DIP .156 SLD
M1A3P600-FGG144I IC FPGA 1KB FLASH 600K 144-FBGA
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
M1A3P600L-1FGG484I 鍔熻兘鎻忚堪:IC FPGA 1KB FLASH 600K 484-FBGA RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪锛� 绯诲垪:ProASIC3L 妯�(bi膩o)婧�(zh菙n)鍖呰:40 绯诲垪:SX-A LAB/CLB鏁�(sh霉):6036 閭忚集鍏冧欢/鍠厓鏁�(sh霉):- RAM 浣嶇附瑷�:- 杓稿叆/杓稿嚭鏁�(sh霉):360 闁€鏁�(sh霉):108000 闆绘簮闆诲:2.25 V ~ 5.25 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:0°C ~ 70°C 灏佽/澶栨:484-BGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:484-FPBGA锛�27X27锛�
M1A3P600L-1PQ208 鍔熻兘鎻忚堪:IC FPGA 1KB FLASH 600K 208-PQFP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪锛� 绯诲垪:ProASIC3L 妯�(bi膩o)婧�(zh菙n)鍖呰:90 绯诲垪:ProASIC3 LAB/CLB鏁�(sh霉):- 閭忚集鍏冧欢/鍠厓鏁�(sh霉):- RAM 浣嶇附瑷�:36864 杓稿叆/杓稿嚭鏁�(sh霉):157 闁€鏁�(sh霉):250000 闆绘簮闆诲:1.425 V ~ 1.575 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:-40°C ~ 125°C 灏佽/澶栨:256-LBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:256-FPBGA锛�17x17锛�
M1A3P600L-1PQ208I 鍔熻兘鎻忚堪:IC FPGA 1KB FLASH 600K 208-PQFP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪锛� 绯诲垪:ProASIC3L 妯�(bi膩o)婧�(zh菙n)鍖呰:40 绯诲垪:SX-A LAB/CLB鏁�(sh霉):6036 閭忚集鍏冧欢/鍠厓鏁�(sh霉):- RAM 浣嶇附瑷�:- 杓稿叆/杓稿嚭鏁�(sh霉):360 闁€鏁�(sh霉):108000 闆绘簮闆诲:2.25 V ~ 5.25 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:0°C ~ 70°C 灏佽/澶栨:484-BGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:484-FPBGA锛�27X27锛�
M1A3P600L-1PQG208 鍔熻兘鎻忚堪:IC FPGA 1KB FLASH 600K 208-PQFP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪锛� 绯诲垪:ProASIC3L 妯�(bi膩o)婧�(zh菙n)鍖呰:90 绯诲垪:ProASIC3 LAB/CLB鏁�(sh霉):- 閭忚集鍏冧欢/鍠厓鏁�(sh霉):- RAM 浣嶇附瑷�:36864 杓稿叆/杓稿嚭鏁�(sh霉):157 闁€鏁�(sh霉):250000 闆绘簮闆诲:1.425 V ~ 1.575 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:-40°C ~ 125°C 灏佽/澶栨:256-LBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:256-FPBGA锛�17x17锛�
M1A3P600L-1PQG208I 鍔熻兘鎻忚堪:IC FPGA 1KB FLASH 600K 208-PQFP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪锛� 绯诲垪:ProASIC3L 妯�(bi膩o)婧�(zh菙n)鍖呰:40 绯诲垪:SX-A LAB/CLB鏁�(sh霉):6036 閭忚集鍏冧欢/鍠厓鏁�(sh霉):- RAM 浣嶇附瑷�:- 杓稿叆/杓稿嚭鏁�(sh霉):360 闁€鏁�(sh霉):108000 闆绘簮闆诲:2.25 V ~ 5.25 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:0°C ~ 70°C 灏佽/澶栨:484-BGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:484-FPBGA锛�27X27锛�