
Electrical Characteristics (Vcc
1
≥
Vcc
2
= 3V)
249
Mitsubishi microcomputers
M16C / 62P Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
V
CC1
≥
V
CC2
= 3V
development
Preliminary Specifications Rev.1.0
Specifications in this manual are tentative and subject to change.
Switching Characteristics
(V
CC1
= V
CC2
= 3V, V
SS
= 0V, at Topr =
–
20 to 85
o
C /
–
40 to 85
o
C, CM15=
“
1
”
unless otherwise
specified)
Figure 1.26.11
Figure 1.26.11. Ports P0 to P10 Measurement Circuit
Table 1.26.44. Memory Expansion, Microprocessor Modes (for setting with no wait)
Symbol
Standard
Min.
Measuring condition
Max.
30
Parameter
Unit
t
d(BCLK-AD)
t
h(BCLK-AD)
t
h(RD-AD)
t
h(WR-AD)
Address output delay time
Address output hold time (refers to BCLK)
Address output hold time (refers to RD)
Address output hold time (refers to WR)
ns
ns
ns
ns
4
0
t
h(BCLK-CS)
t
d(BCLK-ALE)
t
h(BCLK-ALE)
t
d(BCLK-RD)
t
h(BCLK-RD)
t
d(BCLK-WR)
t
h(BCLK-WR)
t
d(BCLK-DB)
t
h(BCLK-DB)
t
d(DB-WR)
Chip select output hold time (refers to BCLK)
ALE signal output delay time
ALE signal output hold time
RD signal output delay time
RD signal output hold time
WR signal output delay time
WR signal output hold time
Data output delay time (refers to BCLK)
Data output hold time (refers to BCLK)
Data output delay time (refers to WR)
4
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
30
–4
30
0
30
0
40
4
t
h(WR-DB)
Note 1: Calculated according to the BCLK frequency as follows:
0.5 X 10
9
– 40
[ns]
Data output hold time (refers to WR)(Note 3)
ns
f(BCLK)
t
d(BCLK-CS)
Chip select output delay time
30
ns
(Note 2)
Note 3: This standard value shows the timing when the output is off,
and does not show hold time of data bus.
Hold time of data bus varies with capacitor volume and pull-up
(pull-down) resistance value.
Hold time of data bus is expressed in
t = –CR X ln (1 – V
OL
/ V
CC2
)
by a circuit of the right figure.
For example, when V
OL
= 0.2V
CC2
, C = 30pF, R = 1k
, hold time
of output “L” level is
t = – 30pF X 1k
X ln (1 – 0.2V
CC2
/ V
CC2
)
= 6.7ns.
DBi
R
C
(Note 1)
(Note 2)
Note 2: Calculated according to the BCLK frequency as follows:
0.5 X 10
9
[ns]
f(BCLK)
P6
P7
P8
P10
P9
P0
P1
P2
P3
P4
P5
30pF