![](http://datasheet.mmic.net.cn/70000/LX1688IPW-TR_datasheet_2358541/LX1688IPW-TR_2.png)
RangeMAX
LX1688
PRODUCTION DATA SHEET
Microsemi
Integrated Products Division
11861 Western Avenue, Garden Grove, CA. 92841, 714-898-8121, Fax: 714-893-2570
Page 2
Copyright
2001
Rev. 1.2, 2006-03-09
WWW
.Microse
m
i
.CO
M
Multiple Lamp CCFL Controller
TM
ABSOLUTE MAXIMUM RATINGS
Supply Voltage (VDD_P, VDD)................................................................................ 6.5V
Digital Inputs ................................................................................... -0.3V to VDD +0.5V
Analog Inputs.................................................................................. –0.1V to VDD +0.5V
Digital Outputs................................................................................. -0.3V to VDD +0.5V
Analog Outputs ................................................................................ -0.1V to VDD +0.5V
Maximum Operating Junction Temperature ............................................................150°C
Storage Temperature................................................................................. -65°C to 150°C
Peak Package Solder Reflow Temp. (40 seconds max. exposure) ................260°C(+0.-5)
Note 1: Exceeding these ratings could cause damage to the device. All voltages are with
respect to Ground. Currents are positive into, negative out of the specified terminal.
TH ERMAL DATA
PW Plastic TSSOP 24-Pin
THERMAL RESISTANCE
-JUNCTION TO AMBIENT,
θ
JA
100
°C/W
Junction Temperature Calculation: TJ = TA + (PD x θJA).
The
θJA numbers are guidelines for the thermal performance of the device/pc-board system. All of the
above assume no ambient airflow.
PACKAGE PIN OUT
BEPOL
VDD
A
OUT
2
3
4
5
6
7
8
9
10
11
12
1
23
22
21
20
19
18
17
16
15
14
13
24
VSS_P
BRITE
CPOR
ENABLE
I_R
CPWM1
CPWM2
RMP_RST
PHA_SYNC
VDD_P
VDDSW
TRI_C
OLSNS
ISNS
ICOMP
VCOMP
VSNS
SLAVE
FAULT
B
OUT
VSS
PW PACKAGE
(Top View)
RoHS / Pb-free 100% matte Tin Lead Finish
FUNCTIONAL PIN DESCRIPTION
Pin Name
Description
Pin Name
Description
AOUT
Output Driver A
BOUT
Output Driver B
VSS_P
Connects to dedicated GND for Aout and Bout
Drivers
VDD_P
Connects to dedicated VDD for Aout and Bout
Drivers
VSS
Connects to analog GND
VDD
Connects to analog VDD
BEPOL
Tri-mode input pin to control the polarity of the
ENABLE and BRITE signal
VDDSW
Switchable VDD output controlled by ENABLE
BRITE
Analog/PWM input for brightness control
TRI_C
Connects to external capacitor CTRI
CPOR
Connects an external capacitor CPOR to VDD and
is used for setting power-up reset pulse width.
OLSNS
Analog input to detect open-lamp condition
ENABLE
Used to enable or disable the chip
ISNS
Analog input from lamp current, has built-in 300mv
offset
I_R
Connects to external resistor RI; for bias current
setting for internal oscillator
ICOMP
Current error Amp’s output; connects to external
capacitor CICOMP
CPWM1
Connects to external capacitor CPWM, used for
integrating an external digital PWM signal for
analog dimming
VCOMP
Voltage error Amp’s output; connects to external
capacitor CVCOMP, can be used for soft-start
CPWM2
Connects to external capacitor CPWM, used for
integrating an external digital PWM signal for
analog dimming.
VSNS
Analog input from transformer output voltage
RMP_RST
If SLAVE = “0”, RMP_RST is a CMOS output; if
SLAVE = “1”, it is a CMOS input that locks the
ramp oscillation frequency to the master clock
SLAVE
Input control pin for setting the IC either in Master
or Slave mode; “1” for slave mode and “0” for
master mode.
PHA_SYNC
If SLAVE= “0”, PHA_SYNC is a CMOS output; if
SLAVE = “1”, it is a CMOS input that make the
AOUT/BOUT phase synchronous with the master
FAULT
Digital output to indicate maximum number of lamp
striking attempts has occurred without lamp
ignition.
PP
AA
CC
KK
AA
GG
EE
DD
AA
TT
AA