參數(shù)資料
型號: LV49157V-TLM-H
廠商: ON Semiconductor
文件頁數(shù): 9/11頁
文件大?。?/td> 0K
描述: IC AMP AUDIO CLASS D BTL 44SSOP
標(biāo)準(zhǔn)包裝: 2,000
類型: D 類
輸出類型: 2-通道(立體聲)帶立體聲耳機(jī)
在某負(fù)載時最大輸出功率 x 通道數(shù)量: 15W x 2 @ 8 歐姆; 72mW x 2 @ 16 歐姆
電源電壓: 9 V ~ 18 V
特點(diǎn): 靜音,短路和熱保護(hù),待機(jī)
安裝類型: 表面貼裝
供應(yīng)商設(shè)備封裝: 44-SSOPJ
封裝/外殼: 44-LSSOP(0.220",5.60mm 寬)裸露焊盤
包裝: 帶卷 (TR)
2006 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FMS6143 Rev. 4.0.8
7
FMS6143
Low-Cost
Three-Channel
4th-Order
Standard
De
nition
V
ideo
Filter
Driver
Application Information
Application Circuits
The FMS6143 Low Cost Video Filter (LCVF) provides
6dB gain from input to output. In addition, the input is
slightly offset to optimize the output driver performance.
The offset is held to the minimum required value to
decrease the standing DC current into the load. Typical
voltage levels are shown in the diagram below:
There is a 280mV offset from the DC input level to the
DC output level. VOUT = 2 * VIN + 280mV.
0.0 -> 0.02V
0.3 -> 0.32V
0.65 -> 0.67V
1.0 -> 1.02V
VIN
0.28V
0.88V
1.58V
2.28V
Driven by:
DC-Coupled DAC Outputs
AC-Coupled and Clamped
Y, CV, R, G, B
VOUT
0.15V
0.5V
0.85V
VIN
0.58V
1.28V
1.98V
Driven by:
AC-Coupled and Biased
U, V, Pb, Pr, C
VOUT
Figure 9. Typical Voltage Levels
The FMS6143 provides an internal diode clamp to sup-
port AC-coupled input signals. If the input signal does not
go below ground, the input clamp does not operate. This
allows DAC outputs to directly drive the FMS6143 without
an AC coupling capacitor. When the input is AC-coupled,
the diode clamp sets the sync tip (or lowest voltage) just
below ground. The worst-case sync tip compression due
to the clamp can not exceed 7mV. The input level set by
the clamp, combined with the internal DC offset, keeps
the output within its acceptable range.
For symmetric signals like Chroma, U, V, Pb, and Pr, the
average DC bias is fairly constant and the inputs can be
AC-coupled with the addition of a pull-up resistor to set
the DC input voltage. DAC outputs can also drive these
same signals without theAC coupling capacitor.Aconceptual
illustration of the input clamp circuit is shown in Figure 10:
YOUT
Video Cables
75
Ω
75
Ω
75
Ω
75
Ω
Driver
YIN
LOAD1
LOAD2
(optional)
0.65V
Figure 10. Input Clamp Circuit
I/O Congurations
For a DC-coupled DAC drive with DC-coupled outputs,
use this conguration:
DVD or
STB
SoC
DAC
Output
75
Ω
LCVF
Clamp
Inactive
0V - 1.4V
Figure 11. DC-Coupled Inputs and Outputs
Alternatively, if the DAC’s average DC output level causes
the signal to exceed the range of 0V to 1.4V, it can be AC
coupled as follows:
DVD or
STB
SoC
DAC
Output
LCVF
Clamp
Active
0.1μ
0V - 1.4V
75Ω
Figure 12. AC-Coupled Inputs,
DC-Coupled Outputs
When the FMS6143 is driven by an unknown external
source or a SCART switch with its own clamping circuitry,
the inputs should be AC coupled like this:
75Ω
LCVF
Clamp
Active
0.1μ
External video
source must
be AC coupled
0V - 1.4V
75Ω
Figure 13. SCART with DC-Coupled Outputs
相關(guān)PDF資料
PDF描述
LV4924VH-TLM-H IC AMP AUDIO CLASS D BTL 36HSSOP
LV49821VH-TLM-H IC AMP AUDIO CLASS D BTL 13HSSOP
LV810RILF IC CLK BUFF 1:10 133MHZ 20-QSOP
MAX1028BCEP+ IC ADC 10-BIT 300KSPS 20-QSOP
MAX1031BETI+T IC ADC 10BIT 300KSPS 28-TQFN-EP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LV4920H 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Bi-CMOS IC Class-D Audio Power Amplifier Power Cell BTL 15W×2CH, 10W×2CH
LV4920H-MPB-E 制造商:ON Semiconductor 功能描述:CLASS-D POWER AMPLIFIER - Ammo Pack
LV4920H-TLM-E 制造商:ON Semiconductor 功能描述:CLASS-D POWER AMPLIFIER - Tape and Reel
LV4921V-MPB-H 制造商:ON Semiconductor 功能描述:CLASS-D POWER AMPLIFIER - Ammo Pack
LV4921V-TLM-H 制造商:ON Semiconductor 功能描述:CLASS-D POWER AMPLIFIER - Tape and Reel