參數(shù)資料
型號: LTC6994CDCB-2#TRMPBF
廠商: Linear Technology
文件頁數(shù): 9/26頁
文件大小: 0K
描述: IC DELAY LINE 6-DFN
產(chǎn)品培訓(xùn)模塊: TimerBlox Family Timing Devices
產(chǎn)品目錄繪圖: LTC699_DFN
特色產(chǎn)品: TimerBlox?
標(biāo)準(zhǔn)包裝: 1
系列: TimerBlox®
功能: 可編程
可用的總延遲: 1µs ~ 33.6s
獨(dú)立延遲數(shù): 1
電源電壓: 2.25 V ~ 5.5 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 6-WFDFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 6-DFN-EP(2x3)
包裝: 標(biāo)準(zhǔn)包裝
配用: DC1562A-E-ND - BOARD EVAL LTC6992-3
其它名稱: LTC6994CDCB-2#TRMPBFDKR
LTC6994-1/LTC6994-2
17
699412fb
applicaTions inForMaTion
Voltage-Controlled Delay
With one additional resistor, the LTC6994 output delay
can be manipulated by an external voltage. As shown in
Figure 10, voltage VCTRL sources/sinks a current through
RMOD to vary the ISET current, which in turn modulates
the delay as described in Equation (3):
tDELAY =
NDIV RMOD
50k
1s
1
+
RMOD
RSET
VCTRL
VSET
(3)
Digital Delay Control
The control voltage can be generated by a DAC (digital-to-
analog converter), resulting in a digitally-controlled delay.
Many DACs allow for the use of an external reference. If
such a DAC is used to provide the VCTRL voltage, the VSET
dependency can be eliminated by buffering VSETandusing
it as the DAC’s reference voltage, as shown in Figure 11.
The DAC’s output voltage now tracks any VSET variation
and eliminates it as an error source. The SET pin cannot be
tied directly to the reference input of the DAC because the
currentdrawnbytheDAC’sREFinputwouldaffectthedelay.
ISET Extremes (Master Oscillator Frequency Extremes)
When operating with ISET outside of the recommended
1.25A to 20A range, the master oscillator operates
outside of the 62.5kHz to 1MHz range in which it is most
accurate.
The oscillator will still function with reduced accuracy for
ISET < 1.25A. At approximately 500nA, the oscillator will
stop. Under this condition, the delay timing can still be
initiated, but will not terminate until ISET increases and
the master oscillator starts again.
At the other extreme, it is not recommended to operate
the master oscillator beyond 2MHz because the accuracy
of the DIV pin ADC will suffer.
LTC6994
IN
GND
SET
OUT
V+
DIV
R1
C1
0.1F
699412 F10
V+
R2
RSET
RMOD
VCTRL
699412 F11
LTC6994
IN
GND
SET
OUT
V+
DIV
C1
0.1F
R1
R2
V+
RMOD
RSET
+
V+
1/2
LTC6078
LTC1659
V+
0.1F
VCC
REF
GND
VOUT
P
DIN
CLK
CS/LD
NDIV RMOD
50k
tDELAY =
DIN = 0 TO 4095
1+
RMOD
RSET
DIN
4096
1s
0.1F
Figure 10. Voltage-Controlled Delay
Figure 11. Digitally Controlled Delay
相關(guān)PDF資料
PDF描述
AD5274BRMZ-20-RL7 IC DGTL POT 20K 256POS 10MSOP
AD5170BRMZ2.5-RL7 IC DGTL POT 256POS 2.5K 10MSOP
MS27499E16F55SA CONN RCPT 55POS BOX MNT W/SCKT
MS27468P17B6P CONN RCPT 6POS JAM NUT W/PINS
LTC6994CDCB-1#TRMPBF IC DELAY LINE 6-DFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC6994CS6-1#PBF 制造商:Linear Technology 功能描述:SC-Timing, Cut Tape Delay with Rising or Falling Edge Trigger
LTC6994CS6-1#TRMPBF 功能描述:IC DELAY LINE TSOT-23-6 RoHS:是 類別:集成電路 (IC) >> 時鐘/計(jì)時 - 延遲線 系列:TimerBlox® 標(biāo)準(zhǔn)包裝:2,500 系列:- 標(biāo)片/步級數(shù):- 功能:多個,不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨(dú)立延遲數(shù):4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR)
LTC6994CS6-1#TRPBF 功能描述:IC DELAY LINE TSOT-23-6 RoHS:是 類別:集成電路 (IC) >> 時鐘/計(jì)時 - 延遲線 系列:TimerBlox® 標(biāo)準(zhǔn)包裝:2,500 系列:- 標(biāo)片/步級數(shù):- 功能:多個,不可編程 延遲到第一抽頭:10ns 接頭增量:- 可用的總延遲:10ns 獨(dú)立延遲數(shù):4 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR)
LTC6994CS6-1TRMPBF 制造商:Linear Technology 功能描述:Delay Block/Debouncer 1us-33.6s TSOT23-6
LTC6994CS6-2#PBF 制造商:Linear Technology 功能描述:DELAY BLOCK/DEBOUNCER 5.5V T 制造商:Linear Technology 功能描述:DELAY BLOCK/DEBOUNCER, 5.5V, TSOT-23-6; Operating Mode:Monostable; Supply Voltage Min:2.25V; Supply Voltage Max:5.5V; Digital IC Case Style:TSOT-23; No. of Pins:6; Clock External Input:Yes; Operating Temperature Min:0C ;RoHS Compliant: Yes