- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄9470 > LTC6992IDCB-2#TRPBF (Linear Technology)IC OSC SILICON 1MHZ 6-DFN PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC6992IDCB-2#TRPBF |
| 廠(chǎng)商： | Linear Technology |
| 文件頁(yè)數(shù)： | 11/34頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC OSC SILICON 1MHZ 6-DFN |
| 產(chǎn)品培訓(xùn)模塊： | TimerBlox Family Timing Devices |
| 特色產(chǎn)品： | TimerBlox? |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 系列： | TimerBlox® |
| 類(lèi)型： | 振蕩器 - 硅 |
| 頻率： | 3.81Hz ~ 1MHz |
| 電源電壓： | 2.25 V ~ 5.5 V |
| 電流 - 電源： | 365µA |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 6-WFDFN 裸露焊盤(pán) |
| 包裝： | 帶卷 (TR) |
| 供應(yīng)商設(shè)備封裝： | 6-DFN-EP（2x3） |
| 安裝類(lèi)型： | 表面貼裝 |
| 配用： | DC1562A-C-ND - BOARD EVAL LTC6992-1 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)
LTC6992-1/LTC6992-2/
LTC6992-3/LTC6992-4
19
69921234fc
Basic Operation
The simplest and most accurate method to program the
LTC6992 is to use a single resistor, RSET, between the
SET and GND pins. The design procedure is a four step
process. After choosing the proper LTC6992 version and
POL bit setting, select the NDIV value and then calculate
the value for the RSET resistor.
Alternatively, Linear Technology offers the easy to use
TimerBlox Designer tool to quickly design any LTC6992
based circuit. Download the free TimerBlox Designer
software at www.linear.com/timerblox.
Step 1: Selecting the POL Bit Setting
Most applications will use POL = 0, resulting in a positive
transferfunction.However,someapplicationsmayrequire
a negative transfer function, where increasing VMOD re-
duces the output duty cycle. For example, if the LTC6992
is used in a feedback loop, POL = 1 may be required to
achieve negative feedback.
Step 2: Selecting the LTC6992 Version
ThedifferencebetweentheLTC6992versionsisobservedat
the endpoints of the duty cycle control range. Applications
that require the output to never stop oscillating should use
the LTC6992-2. On the other hand, if the output should be
allowed to rest at GND or V+ (0% or 100% duty cycle),
select the LTC6992-1.
The LTC6992-3 and LTC6992-4 clamp the duty cycle at
only one end of the control range, allowing the output to
stop oscillating at the other extreme. If POL = 1 the clamp
will swap from low duty cycle to high, or vice-versa. Refer
to Table 2 and Figure 4 for assistance in selecting the
proper version.
Step 3: Selecting the NDIV Frequency Divider Value
As explained earlier, the voltage on the DIV pin sets the
DIVCODE which determines both the POL bit and the
NDIV value. For a given output frequency, NDIV should be
selected to be within the following range.
62.5kHz
fOUT
≤ NDIV ≤
1MHz
fOUT
(1a)
applicaTions inForMaTion
To minimize supply current, choose the lowest NDIV value
(generallyrecommended).Forfasterstart-upordecreased
jitter,chooseahigherNDIVsetting.Alternatively,useTable1
as a guide to select the best NDIV value for the given ap-
plication.
With POL already chosen, this completes the selection of
DIVCODE. Use Table 1 to select the proper resistor divider
or VDIV/V+ ratio to apply to the DIV pin.
Step 4: Calculate and Select RSET
The final step is to calculate the correct value for RSET
using the following equation.
RSET =
1MHz 50k
NDIV fOUT
(1b)
Select the standard resistor value closest to the calculated
value.
Example: Design a PWM circuit that satisfies the following
requirements:
fOUT = 20kHz
Positive VMOD to duty cycle response
Output can reach 100% duty cycle, but not 0%
Minimum power consumption
Step 1: Selecting the POL Bit Setting
For positive transfer function (duty cycle increases with
VMOD), choose POL = 0.
Step 2: Selecting the LTC6992 Version
To limit the minimum duty cycle, but allow the maximum
duty cycle to reach 100%, choose LTC6992-4. (Note that
if POL = 1 the LTC6992-3 would be the correct choice.)
Step 3: Selecting the NDIV Frequency Divider Value
Choose an NDIV value that meets the requirements of
Equation (1a).
3.125 ≤ NDIV ≤ 50
Potential settings for NDIV include 4 and 16. NDIV = 4 is
the best choice, as it minimizes supply current by us-
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B0H-MY-S | CONVERTER MOD DC/DC 52V 50W |
| LTC6992IDCB-2#TRMPBF | IC OSC SILICON 1MHZ 6-DFN |
| VE-B0F-MY-S | CONVERTER MOD DC/DC 72V 50W |
| VE-B0D-MY-S | CONVERTER MOD DC/DC 85V 50W |
| LTC6992IDCB-1#TRPBF | IC OSC SILICON 1MHZ 6-DFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC6992IDCB-3#PBF | 制造商:Linear Technology 功能描述: |
| LTC6992IDCB-3#TRMPBF | 功能描述:IC OSC SILICON 1MHZ 6-DFN RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 可編程計(jì)時(shí)器和振蕩器 系列:TimerBlox® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:45 系列:- 類(lèi)型:溫度 - 補(bǔ)償晶體振蕩器（TCXO） 計(jì)數(shù):- 頻率:25MHz 電源電壓:3.135 V ~ 3.465 V 電流 - 電源:1.5mA 工作溫度:-40°C ~ 85°C 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 包裝:管件 供應(yīng)商設(shè)備封裝:16-SOIC W 安裝類(lèi)型:表面貼裝 |
| LTC6992IDCB-3#TRPBF | 功能描述:IC OSC SILICON 1MHZ 6-DFN RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 可編程計(jì)時(shí)器和振蕩器 系列:TimerBlox® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:45 系列:- 類(lèi)型:溫度 - 補(bǔ)償晶體振蕩器（TCXO） 計(jì)數(shù):- 頻率:25MHz 電源電壓:3.135 V ~ 3.465 V 電流 - 電源:1.5mA 工作溫度:-40°C ~ 85°C 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 包裝:管件 供應(yīng)商設(shè)備封裝:16-SOIC W 安裝類(lèi)型:表面貼裝 |
| LTC6992IDCB-4#PBF | 制造商:Linear Technology 功能描述: |
| LTC6992IDCB-4#TRMPBF | 功能描述:IC OSC SILICON 1MHZ 6-DFN RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 可編程計(jì)時(shí)器和振蕩器 系列:TimerBlox® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:45 系列:- 類(lèi)型:溫度 - 補(bǔ)償晶體振蕩器（TCXO） 計(jì)數(shù):- 頻率:25MHz 電源電壓:3.135 V ~ 3.465 V 電流 - 電源:1.5mA 工作溫度:-40°C ~ 85°C 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 包裝:管件 供應(yīng)商設(shè)備封裝:16-SOIC W 安裝類(lèi)型:表面貼裝 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。