參數(shù)資料
型號: LTC6900IS5#TRPBF
廠商: Linear Technology
文件頁數(shù): 9/12頁
文件大小: 0K
描述: IC OSC SILICON 20MHZ TSOT23-5
標準包裝: 2,500
類型: 振蕩器 - 硅
頻率: 1kHz ~ 20MHz
電源電壓: 2.7 V ~ 5.5 V
電流 - 電源: 920µA
工作溫度: -40°C ~ 85°C
封裝/外殼: SOT-23-5 細型,TSOT-23-5
包裝: 帶卷 (TR)
供應商設備封裝: TSOT-23-5
安裝類型: 表面貼裝
LTC6900
6
6900fa
OPERATION
As shown in the Block Diagram, the LTC6900’s master os-
cillator is controlled by the ratio of the voltage between the
V+ and SET pins and the current (IRES) is entering the SET
pin. The voltage on the SET pin is forced to approximately
1.1V below V+ by the PMOS transistor and its gate bias
voltage. This voltage is accurate to ± 8% at a particular
input current and supply voltage (see Figure 1).
A resistor RSET, connected between the V+ and SET pins,
“l(fā)ocks together” the voltage (V+ – VSET) and current, IRES,
variation. This provides the LTC6900’s high precision. The
master oscillation frequency reduces to:
MO =10MHz
20k
Ω
RSET
The LTC6900 is optimized for use with resistors between
10k and 2M, corresponding to master oscillator frequen-
cies between 100kHz and 20MHz.
To extend the output frequency range, the master oscillator
signal may be divided by 1, 10 or 100 before driving OUT
(Pin 5). The divide-by value is determined by the state of
the DIV input (Pin 4). Tie DIV to GND or drive it below 0.5V
to select ÷1. This is the highest frequency range, with the
master output frequency passed directly to OUT. The DIV
pin may be oated or driven to midsupply to select ÷10,
the intermediate frequency range. The lowest frequency
range, ÷100, is selected by tying DIV to V+ or driving it to
within 0.4V of V+. Figure 2 shows the relationship between
RSET, divider setting and output frequency, including the
overlapping frequency ranges near 100kHz and 1MHz.
The CMOS output driver has an on resistance that is typi-
cally less than 100Ω. In the ÷1 (high frequency) mode,
the rise and fall times are typically 7ns with a 5V supply
and 11ns with a 3V supply. These times maintain a clean
square wave at 10MHz (20MHz at 5V supply). In the ÷10
and ÷100 modes, where the output frequency is much lower,
slew rate control circuitry in the output driver increases
the rise/fall times to typically 14ns for a 5V supply and
19ns for a 3V supply. The reduced slew rate lowers EMI
(electromagnetic interference) and supply bounce.
Figure 1. V+ – VSET Variation with IRES
Figure 2. RSET vs Desired Output Frequency
IRES (μA)
1
0.1
0.8
V
RES
=
V
+
V
SET
1.2
1.3
1.4
10
100
1000
6900 F01
1.1
1.0
0.9
V+ = 5V
V+ = 3V
DESIRED OUTPUT FREQUENCY (Hz)
10
R
SET
(kΩ) 100
1k
100k
1M
10M
6900 F02
1
10k
10000
1000
100M
÷100
÷10
÷1
相關PDF資料
PDF描述
LTC1799IS5#TRPBF IC OSC SILICON 33MHZ TSOT23-5
MAX1270ACAI+T IC ADC 12BIT SERIAL 28-SSOP
MAX186CEWP+T IC ADC 12BIT SERIAL 20-SOIC
MAX1340BETX+ IC ADC/DAC 12BIT W/FIFO 36WQFN
LTC6904IMS8#TR IC OSC SILICON 68MHZ 8MSOP
相關代理商/技術參數(shù)
參數(shù)描述
LTC6902 制造商:LINER 制造商全稱:Linear Technology 功能描述:Multiphase Oscillator with Spread Spectrum Frequency Modulation
LTC6902CMS 功能描述:IC OSC SILICON 20MHZ 10MSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 可編程計時器和振蕩器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:45 系列:- 類型:溫度 - 補償晶體振蕩器(TCXO) 計數(shù):- 頻率:25MHz 電源電壓:3.135 V ~ 3.465 V 電流 - 電源:1.5mA 工作溫度:-40°C ~ 85°C 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 包裝:管件 供應商設備封裝:16-SOIC W 安裝類型:表面貼裝
LTC6902CMS#PBF 功能描述:IC OSC SILICON 20MHZ 10MSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 可編程計時器和振蕩器 系列:- 標準包裝:3,000 系列:- 類型:振蕩器 - 晶體 計數(shù):- 頻率:- 電源電壓:2.3 V ~ 5.5 V 電流 - 電源:1.07mA 工作溫度:-30°C ~ 80°C 封裝/外殼:SOT-665 包裝:帶卷 (TR) 供應商設備封裝:SS迷你型-5D 安裝類型:表面貼裝 其它名稱:AN8955SSMTXLTR
LTC6902CMS#PBF 制造商:Linear Technology 功能描述:Programmable Oscillator IC
LTC6902CMS#TR 功能描述:IC OSC SILICON 20MHZ 10MSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 可編程計時器和振蕩器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:45 系列:- 類型:溫度 - 補償晶體振蕩器(TCXO) 計數(shù):- 頻率:25MHz 電源電壓:3.135 V ~ 3.465 V 電流 - 電源:1.5mA 工作溫度:-40°C ~ 85°C 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 包裝:管件 供應商設備封裝:16-SOIC W 安裝類型:表面貼裝