- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1934 > LTC4258CGW#TRPBF (Linear Technology)IC POE 802.3AF QUAD 36-SSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC4258CGW#TRPBF |
| 廠商： | Linear Technology |
| 文件頁(yè)數(shù)： | 4/28頁(yè) |
| 文件大小： | 0K |
| 描述： | IC POE 802.3AF QUAD 36-SSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 控制器類型： | 以太網(wǎng)供電控制器（POE） |
| 接口： | IEEE 802.3af |
| 電源電壓： | 3 V ~ 4 V |
| 電流 - 電源： | 2.5mA |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 36-BSOP（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 36-SSOP |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
LTC4258
12
4258fb
register will turn on or off the power in any mode except
shutdown, regardless of the state of detection or classifi-
cation. Note that tICUT, tSTART and disconnect events (if
enabled) will still turn off power if they occur.
The Power Enable bit cannot be set if the port has turned
off due to a tICUT or tSTART fault and the tICUT timer has not
yet counted back to zero. See Applications Information for
more information on tICUT timing.
Clearing the Power Enable bits with this register also
clears the detect and fault event bits, the Port Status
register, and the Detection and Classification Enable bits
for the affected port(s).
Reset PB (Address 1Ah): Reset Pushbutton, Write Only.
Bits 0-3 reset the corresponding port by clearing the power
enable bit, the detect and fault event bits, the status regis-
ter and the detection and classification enable bits for that
port. Bit 4 returns the entire LTC4258 to the power-on
reset state; all ports are turned off, the AUTO pin is reread
and all registers are returned to their power-on defaults,
except VDDUVLO, which remains cleared. Bit 5 is reserved;
setting it has no effect. Setting bit 6 releases the Interrupt
pin if it is asserted without affecting the Event registers or
the Interrupt register. When the INT pin is released in this
way, the condition causing the LTC4258 to pull the INT pin
down must be removed before the LTC4258 will be able to
pull INT down again. This can be done by reading and
clearing the event registers or by writing a 1 into bit 7 of
this register. Setting bit 7 releases the Interrupt pin, clears
all the Event registers and clears all the bits in the Interrupt
register.
Misc Config (Address 17h): Miscellaneous Configuration,
Read/Write. Setting bit 7 enables the INT pin. If this bit is
reset, the LTC4258 will not pull down the INT pin in any
condition nor will it respond to the Alert Response Address.
This bit is set by default.
Pushbutton Registers
Note Regarding Pushbutton Registers: “Pushbutton” reg-
isters are specialized registers that trigger an event when
a 1 is written to a bit; writing a 0 to a bit will do nothing. Unlike
a standard read/write register, where setting a single bit
involves reading the register to determine its status, set-
ting the appropriate bit in software and writing back the
entire register, a pushbutton register allows a single bit to
be written without knowing or affecting the status of the
other bits in the register. Pushbutton registers are write-
only and will return 00h if read.
Det/Class Restart PB (Address 18h): Detection/Classifi-
cation Restart Pushbutton Register, Write Only. Writing a
1 to any bit in this register will start or restart a single
detection or classification cycle at the corresponding port
in Manual mode. It can also be used to set the correspond-
ing bits in the Detect/Class Enable register (address 14h)
for ports in auto or semiauto mode. The lower 4 bits affect
detection on each port while the upper 4 bits affect
classification.
Power Enable PB (Address 19h): Power Enable Pushbutton
Register, Write Only. The lower four bits of this register set
the Power Enable bit in the corresponding Port Status reg-
ister; the upper four bits clear the corresponding Power
Enable bit. Setting or clearing the Power Enable bits via this
REGISTER FU CTIO S
U
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC4259ACGW#TR | IC CTRLR POE QUAD AC DISC 36SSOP |
| LTC4264IDE#TRPBF | IC CNTRLR PD INTERFACE 12-DFN |
| LTC4266IGW#PBF | IC CTRLR IEEE 802.3AT 36-SSOP |
| LTC4267IDHC#TRPBF | IC POE 802.3AF INTERFACE 16-DFN |
| LTC4278IDKD#TRPBF | IC PD IEEE 802.3AT 25.5W 32-DFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC4259A | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Power over Ethernet IEEE 802.3af PD Interface with Integrated Switching Regulator |
| LTC4259A-1 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Synchronous No-Opto Flyback Controller |
| LTC4259ACGW | 功能描述:IC CTRLR POE QUAD AC DISC 36SSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:2,450 系列:- 控制器類型:SPI 總線至 I²C 總線橋接 接口:I²C，串行，SPI 電源電壓:2.4 V ~ 3.6 V 電流 - 電源:11mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-HVQFN（4x4） 包裝:托盤(pán) 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名稱:935286452157SC18IS600IBSSC18IS600IBS-ND |
| LTC4259ACGW#PBF | 功能描述:IC CTRLR POE QUAD AC DISC 36SSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:2,450 系列:- 控制器類型:SPI 總線至 I²C 總線橋接 接口:I²C，串行，SPI 電源電壓:2.4 V ~ 3.6 V 電流 - 電源:11mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-HVQFN（4x4） 包裝:托盤(pán) 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名稱:935286452157SC18IS600IBSSC18IS600IBS-ND |
| LTC4259ACGW#TR | 功能描述:IC CTRLR POE QUAD AC DISC 36SSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:2,450 系列:- 控制器類型:SPI 總線至 I²C 總線橋接 接口:I²C，串行，SPI 電源電壓:2.4 V ~ 3.6 V 電流 - 電源:11mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-HVQFN（4x4） 包裝:托盤(pán) 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名稱:935286452157SC18IS600IBSSC18IS600IBS-ND |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。