參數(shù)資料
型號(hào)： LTC4242CUHF#TRPBF
廠商： Linear Technology
文件頁(yè)數(shù)： 11/24頁(yè)
文件大小： 350K
描述： IC CNTRLR HOT SWAP 38-QFN
標(biāo)準(zhǔn)包裝： 2,500
類型： 熱交換控制器
應(yīng)用： 通用型，PCI Express?
內(nèi)部開關(guān)： 無
電源電壓： 2.7 V ~ 6 V
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 38-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝： 38-QFN（5x7）
包裝： 帶卷 (TR)
LTC4242
11
4242f
OPERATIO
The Functional Diagram displays the main functional ele-
ments of this device. The LTC4242 is designed to control
the power for two independent slots on a PCI Express
backplane, allowing two boards to be safely inserted and
removed. During normal operation, the charge pump
sources 9礎(chǔ) to turn on the gate of the external N-chan-
nel MOSFETs to pass power to the load. The gates of the
external MOSFETs are clamped about 5.5V above their
sources. The gates of the AUX FETs rise at a slew rate of
about 1.25V/ms to control the inrush current.
The electronic circuit breaker (ECB) comparator and ana-
log current limit (ACL) ampli er monitor the load current
using the difference between the V
IN
 and SENSE voltage.
The threshold of the ACL is set at 2x the ECB threshold.
The ACL ampli er limits the current in the load by reduc-
ing the gate-to-source voltage of the external MOSFETs
in an active control loop. When an overcurrent condition
persists for more than 20祍, the MOSFETs are shut off to
prevent overheating. FAULT is latched low to signal that
an overcurrent condition has occurred on the external
MOSFETs controlling the main channels.
The AUX FETs control circuitry has a circuit breaker that
trips at 550mA after 20祍. It also incorporates an active
current limit ampli er that would limit the current  ow-
ing in the AUX FET to about 1.65A. A thermal shutdown
circuit shuts off the AUX FET when the die temperature
rises above 150癈. AUXFAULT is latched low to signal
an overcurrent conditon on the internal FET or thermal
shutdown has occurred.
When the switches are off (both internal and external),
the OUT pins are discharged to ground through internal
N-channel transistors.
The output voltages are monitored using the OUT pins
and the PG comparators to determine if the voltage
is valid. The power good conditon is signaled by the
PGOOD/AUXPGOOD pins using open-drain pull-down
transistors.
The Functional Diagram shows the monitoring blocks of
the LTC4242. The group of comparators in the system
control includes the UVLO, ON and EN comparators.
These comparators are used to determine if the external
conditions are valid prior to turning on the switches. But
 rst the undervoltage lockout circuit (UVLO) must validate
the input supplies and the main supply V
CC
 and generate
the power up initialization to the logic circuits.
The FON inverter in the system control is used for op-
erating the LTC4242 in diagnostic mode. In this mode
of operation, all pass transistors are forced to turn on,
ignoring the undervoltage, circuit breaker/current limit-
ing status and input commands. However, if V
CC
 drops
below its UVLO voltage, all switches would be shut off,
regardless of FON.
APPLICATIO  S I FOR  ATIO
U
U
U
The typical LTC4242 application is in a backplane or moth-
erboard that controls power to two PCI Express slots. The
device reports fault and power good status to the system
hot plug controller (HPC).
The basic LTC4242 application circuit is shown in Fig-
ure 1. Discussion begins with board presence detection
in a PCI Express system, the normal turn on and off
sequence, the various fault conditons and recovery from
fault situations. The force on operation is discussed next
followed by the considerations for PCB layout. External
component selection is discussed in detail in the Design
Example section.
Board Presence Detect
In PCI Express systems, the system board connector uses
two signals, PRSNT1 and PRSNT2, to detect the pres-
ence of a board and ensure a fully inserted board in the
connector as shown in Figure 2. PRSNT2 is routed to the
system HPC. Upon a board insertion into the connector,
a turn-on command is generated by the HPC to LTC4242
after a programmed HPC debounce delay, as shown in
Figure 1. Another method to generate the debounce delay
is through the delay network shown in Figure 3.
相關(guān)PDF資料
PDF描述
LTC4244CGN-1#TRPBF IC CTRLR HOTSWAP PCI 20-SSOP
LTC4245CG#TRPBF IC CNTRLR HOT SWAP 36-SSOP
LTC4251-2CS6#TRPBF IC CTRLR HOTSWAP NEGVOLT SOT23-6
LTC4252A-1IMS#TRPBF IC CNTRLR HOTSWAP NEGVOLT 10MSOP
LTC4253ACGN#TRPBF IC HOT SWAP CONTRLR -48V 16-SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC4242IG 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Slot Hot Swap Controller for PCI Express
LTC4242IG#PBF 功能描述:IC CNTRLR HOT SWAP 36-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:119 系列:- 類型:熱交換控制器 應(yīng)用:通用型，PCI Express? 內(nèi)部開關(guān):無 電流限制:- 電源電壓:3.3V，12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應(yīng)商設(shè)備封裝:80-TQFP（12x12） 包裝:托盤 產(chǎn)品目錄頁(yè)面:1423 (CN2011-ZH PDF)
LTC4242IG#TRPBF 功能描述:IC CNTRLR HOT SWAP 36-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:119 系列:- 類型:熱交換控制器 應(yīng)用:通用型，PCI Express? 內(nèi)部開關(guān):無 電流限制:- 電源電壓:3.3V，12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應(yīng)商設(shè)備封裝:80-TQFP（12x12） 包裝:托盤 產(chǎn)品目錄頁(yè)面:1423 (CN2011-ZH PDF)
LTC4242IUHF 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Slot Hot Swap Controller for PCI Express
LTC4242IUHF#PBF 功能描述:IC CTRLR HOTSWAP DUAL-SLOT 38QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:119 系列:- 類型:熱交換控制器 應(yīng)用:通用型，PCI Express? 內(nèi)部開關(guān):無 電流限制:- 電源電壓:3.3V，12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應(yīng)商設(shè)備封裝:80-TQFP（12x12） 包裝:托盤 產(chǎn)品目錄頁(yè)面:1423 (CN2011-ZH PDF)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*