參數(shù)資料
型號: LTC4241IGN#PBF
廠商: Linear Technology
文件頁數(shù): 7/16頁
文件大?。?/td> 279K
描述: IC CTRLR HOTSWAP 3.3V AUX 20SSOP
標準包裝: 55
類型: 熱交換控制器
應(yīng)用: PCI,PCI-X
內(nèi)部開關(guān):
電源電壓: 3.3V,5V,±12V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 20-SSOP(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 20-SSOP
包裝: 管件
LTC4241
7
sn4241 4241f
12V
IN
 (Pin 1): 12V Supply Input. This pin powers the
primary controller internal circuitry. A 0.5& switch is
connected between 12V
IN
and 12V
OUT
 with a foldback
current limit. An undervoltage lockout circuit prevents the
switches from turning on while the 12V
IN
 pin voltage is
less than 9V.
V
EEIN
  (Pin 2):  12V  Supply  Input.  A  1.2&  switch  is
connected between V
EEIN
  and V
EEOUT
  with a foldback
current limit.
3V
OUT
 (Pin 3): 3.3V Output Monitor. Used to monitor the
3.3V output supply voltage. The PWRGD signal cannot go
low until the 3V
OUT
 pin exceeds 2.9V.
TIMER (Pin 4): Current Limit Fault Timer Input. Connect a
capacitor from TIMER to ground. With the primary con-
troller turned off (ON = GND) or the internal circuit breaker
tripped due to a PCI supply fault (FAULT = low), the TIMER
pin is internally held at ground. When the primary control-
ler is turned on, a 22礎(chǔ) pull-up current source is con-
nected to TIMER. Current limit faults from the PCI supplies
will be ignored until the voltage at the TIMER pin rises to
within 0.9V of 12V
IN
.
ON (Pin 5): On Control Input. A rising edge turns on the
external N-channel FETs for 3.3V and 5V PCI supplies, the
internal 12V and 12V switches and a falling edge turns it
off. If the ON pin is cycled low then high following the trip
of the circuit breaker due to a PCI supply fault, the circuit
breaker is reset.
FAULT (Pin 6): Fault Output. Open drain logic output used
by both the primary and auxiliary controller to indicate an
overcurrent fault condition. When any of the PCI and 3.3V
auxiliary supplies are in current limit fault, the controller
detecting the fault (primary or auxiliary) will be latched off
and the FAULT pin will be pulled low. Current limit faults
from the PCI supplies are ignored while the voltage at the
TIMER pin is less than (12V
IN
  0.9V). The current limit
fault detected by the primary controller will not cause the
auxiliary controller to latch off and vice versa.
PWRGD (Pin 7): Power Good Output. Open drain logic
output used by the primary controller to indicate the
voltage status of the PCI supplies. PWRGD remains low
while V
12VOUT
 e 11.1V, V
3VOUT
  e 2.9V, V
5VOUT
 e 4.65V,
V
VEEOUT
d 10.5V. When one of the supplies falls below its
U
U
PI FU CTIO S
power good threshold voltage, PWRGD will go high after
a 15祍 deglitching time. The switches will not be turned off
when PWRGD goes high.
GND (Pin 8): Chip Ground
AUXGATE (Pin 9):  High  Side  Gate  Drive  for  the  3.3V
Auxiliary External N-channel MOSFET. An internal charge
pump generates at least 8V of gate drive from a 3.3V
auxiliary supply. A zener clamps AUXGATE approximately
12V above the supply voltage at AUXIN. The rise time at
AUXGATE is set by an external AUXGATE capacitor con-
nected to ground and an internal 10礎(chǔ) current source
provided by the charge pump. If the circuit breaker trips or
the auxiliary supply voltage hits the undervoltage lockout
threshold, a 50mA current sink rapidly pulls AUXGATE
low.
AUXSENSE (Pin 10): 3.3V Auxiliary Circuit Breaker Cur-
rent Sense Input. The load current is monitored by a sense
resistor connected between AUXIN and AUXSENSE. The
circuit breaker trips if the voltage across the sense resistor
exceeds 50mV and the AUXGATE pin voltage will be turned
off.
AUXIN (Pin 11): 3.3V Auxiliary Supply Input. This pin
powers the auxiliary controller internal circuitry. An
undervoltage lockout circuit disables the AUXGATE pin
until the supply voltage at AUXIN is greater than 2.6V.
AUXGATE is held at ground potential until the undervoltage
lockout deactivates. If no 3.3V auxiliary supply is available,
tie AUXIN to ground.
AUXON (Pin 12): ON Control Input for Auxiliary Supply. A
rising edge turns on the external N-channel FET for 3.3V
auxiliary supply and a falling edge turns it off. If the AUXON
pin is cycled low then high following the trip of the circuit
breaker due to a 3.3V auxiliary supply fault, the circuit
breaker is reset.
3V
IN
 (Pin 13): 3.3V Supply Sense Input. An undervoltage
lockout circuit prevents the switches from turning on
IN
 pin is less than 2.5V. If no 3.3V
input supply is available, tie 3V
IN
 to the 5V
IN
 pin.
3V
SENSE
 (Pin 14): 3.3V Current Limit Set Pin. With a sense
resistor placed in the supply path between 3V
IN
  and
3V
SENSE
, the GATE pin voltage will be adjusted to maintain
相關(guān)PDF資料
PDF描述
LTC4242CUHF#TRPBF IC CNTRLR HOT SWAP 38-QFN
LTC4244CGN-1#TRPBF IC CTRLR HOTSWAP PCI 20-SSOP
LTC4245CG#TRPBF IC CNTRLR HOT SWAP 36-SSOP
LTC4251-2CS6#TRPBF IC CTRLR HOTSWAP NEGVOLT SOT23-6
LTC4252A-1IMS#TRPBF IC CNTRLR HOTSWAP NEGVOLT 10MSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC4242 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Slot Hot Swap Controller for PCI Express
LTC4242CG 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Slot Hot Swap Controller for PCI Express
LTC4242CG#PBF 功能描述:IC CNTRLR HOT SWAP 36-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:100 系列:- 類型:熱插拔開關(guān) 應(yīng)用:通用 內(nèi)部開關(guān):是 電流限制:可調(diào) 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:10-TDFN-EP(3x3) 包裝:管件
LTC4242CG#TRPBF 功能描述:IC CNTRLR HOT SWAP 36-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:100 系列:- 類型:熱插拔開關(guān) 應(yīng)用:通用 內(nèi)部開關(guān):是 電流限制:可調(diào) 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:10-TDFN-EP(3x3) 包裝:管件
LTC4242CUHF 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Slot Hot Swap Controller for PCI Express