ach" />
參數(shù)資料
型號(hào): LTC2306CDD#PBF
廠商: Linear Technology
文件頁(yè)數(shù): 8/20頁(yè)
文件大?。?/td> 0K
描述: IC ADC 12BIT 2CH 500KSPS 10-DFN
標(biāo)準(zhǔn)包裝: 121
位數(shù): 12
采樣率(每秒): 500k
數(shù)據(jù)接口: MICROWIRE?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 14mW
電壓電源: 單電源
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 10-WFDFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 10-DFN(3x3)
包裝: 管件
輸入數(shù)目和類型: 2 個(gè)單端,單極;2 個(gè)單端,雙極;1 個(gè)差分,單極;1 個(gè)差分,雙極
產(chǎn)品目錄頁(yè)面: 1347 (CN2011-ZH PDF)
LTC2302/LTC2306
16
23026fa
APPLICATIONS INFORMATION
Internal Conversion Clock
The internal conversion clock is factory trimmed to
achieve a typical conversion time (tCONV) of 1.3μs and a
maximum conversion time of 1.6μs over the full operating
temperature range. With a minimum acquisition time of
240ns, a throughput sampling rate of 500ksps is tested
and guaranteed.
Digital Interface
The LTC2302/LTC2306 communicate via a standard
4-wire SPI compatible digital interface. The rising edge
of CONVST initiates a conversion. After the conversion
is nished, pull CONVST low to enable the serial output
(SDO). The ADC then shifts out the digital data in 2’s
complement format when operating in bipolar mode or
in straight binary format when in unipolar mode, based
on the setting of the UNI bit.
For best performance, ensure that CONVST returns low
within 40ns after the conversion starts (i.e., before the rst
bit decision) or after the conversion ends. If CONVST is
low when the conversion ends, the MSB bit will appear at
SDO at the end of the conversion and the ADC will remain
powered up.
Timing and Control
The start of a conversion is triggered by the rising edge
of CONVST. Once initiated, a new conversion cannot be
restarted until the current conversion is complete. Figures 6
and 7 show the timing diagrams for two different examples
of CONVST pulses. Example 1 (Figure 6) shows CONVST
staying HIGH after the conversion ends. If CONVST is high
after the tCONV period, the LTC2302/LTC2306 enter sleep
mode (see Sleep Mode for more details).
When CONVST returns low, the ADC wakes up and the
most signicant bit (MSB) of the output data sequence at
SDO becomes valid after the serial data bus is enabled. All
other data bits from SDO transition on the falling edge of
each SCK pulse. Conguration data (DIN) is loaded into the
LTC2302/LTC2306 at SDI, starting with the rst SCK rising
edge after CONVST returns low. The S/D bit is loaded on
the rst SCK rising edge.
Example 2 (Figure 7) shows CONVST returning low be-
fore the conversion ends. In this mode, the ADC and all
internal circuitry remain powered up. When the conver-
sion is complete, the MSB of the output data sequence
at SDO becomes valid after the data bus is enabled. At
this point(tCONV 1.3μs after the rising edge of CONVST),
pulsing SCK will shift data out at SDO and load congura-
tion data (DIN) into the LTC2302/LTC2306 at SDI. The rst
SCK rising edge loads the S/D bit. SDO transitions on the
falling edge of each SCK pulse.
Figures 8 and 9 are the transfer characteristics for the
bipolar and unipolar modes. Data is output at SDO in 2’s
complement format for bipolar readings or in straight
binary for unipolar readings.
Sleep Mode
The ADC enters sleep mode when CONVST is held high
after the conversion is complete (tCONV). The supply cur-
rent decreases to 7μA in sleep mode between conversions,
thereby reducing the average power dissipation as the
sample rate decreases. For example, the LTC2302/LTC2306
draw an average of 14μA with a 1ksps sampling rate. The
LTC2302/LTC2306 power down all circuitry when in sleep
mode.
Board Layout and Bypassing
To obtain the best performance, a printed circuit board with
a solid ground plane is required. Layout for the printed
circuit board should ensure digital and analog signal lines
are separated as much as possible. Care should be taken
not to run any digital signal alongside an analog signal.
All analog inputs should be shielded by GND. VREF and
VDD should be bypassed to the ground plane as close to
the pin as possible. Maintaining a low impedance path
for the common return of these bypass capacitors is
essential to the low noise operation of the ADC. These
traces should be as wide as possible. See Figure 5 for a
suggested layout.
相關(guān)PDF資料
PDF描述
LTC2351HUH-12#TRPBF IC ADC 12BIT 1.5MSPS 32-QFN
LTC2351HUH-14#TRPBF IC ADC 14BIT 1.5MSPS 32-QFN
LTC2355IMSE-14#TRPBF IC ADC 14BIT 3.5MSPS 10-MSOP
LTC2356IMSE-14#TRPBF IC ADC 14BIT 3.5MSPS 10-MSOP
LTC2366HTS8#TRPBF IC ADC 12BIT 3MSPS TSOT23-8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2306IDD#PBF 功能描述:IC ADC 12BIT 2CH 500KSPS 10-DFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):16 采樣率(每秒):15 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:38-QFN(5x7) 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個(gè)單端,雙極;8 個(gè)差分,雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494
LTC2306IDD#TRPBF 功能描述:IC ADC 12-BIT 2CH 500KSPS 10DFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):16 采樣率(每秒):15 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:38-QFN(5x7) 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個(gè)單端,雙極;8 個(gè)差分,雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494
LTC2308CUF#PBF 功能描述:IC ADC 12BIT 8CH 500KSPS 24-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端,單極
LTC2308CUF#PBF 制造商:Linear Technology 功能描述:A/D Converter (A-D) IC
LTC2308CUF#TRPBF 功能描述:IC ADC 12BIT 500KSPS 24-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端,單極