- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384633 > LTC2287 (Linear Technology Corporation) Dual 10-Bit, 65/40/25Msps Low Noise 3V ADCs PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC2287 |
| 廠商： | Linear Technology Corporation |
| 英文描述： | Dual 10-Bit, 65/40/25Msps Low Noise 3V ADCs |
| 中文描述： | 雙10位，65/40/25Msps低噪聲3V的模數(shù)轉(zhuǎn)換器 |
| 文件頁數(shù)： | 22/28頁 |
| 文件大小： | 886K |
| 代理商： | LTC2287 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁
LTC2288/LTC2287/LTC2286
22
228876f
APPLICATIU
W
U
U
Sleep and Nap Modes
The converter may be placed in shutdown or nap modes
to conserve power. Connecting SHDN to GND results in
normal operation. Connecting SHDN to V
DD
and OE to V
DD
results in sleep mode, which powers down all circuitry
including the reference and typically dissipates 1mW. When
exiting sleep mode it will take milliseconds for the output
data to become valid because the reference capacitors have
to recharge and stabilize. Connecting SHDN to V
DD
and OE
to GND results in nap mode, which typically dissipates
30mW. In nap mode, the on-chip reference circuit is kept
on, so that recovery from nap mode is faster than that from
sleep mode, typically taking 100 clock cycles. In both sleep
and nap modes, all digital outputs are disabled and enter
the Hi-Z state.
Channels A and B have independent SHDN pins (SHDNA,
SHDNB). Channel A is controlled by SHDNA and OEA, and
Channel B is controlled by SHDNB and OEB. The nap, sleep
and output enable modes of the two channels are completely
independent, so it is possible to have one channel operat-
ing while the other channel is in nap or sleep mode.
Digital Output Mulitplexer
The digital outputs of the LTC2288/LTC2287/LTC2286 can
be multiplexed onto a single data bus. The MUX pin is a
digital input that swaps the two data busses. If MUX is High,
Channel A comes out on DA0-DA9, OFA; Channel B comes
out on DB0-DB9, OFB. If MUX is Low, the output busses
are swapped and Channel A comes out on DB0-DB9, OFB;
Channel B comes out on DA0-DA9, OFA. To multiplex both
channels onto a single output bus, connect MUX, CLKA and
CLKB together (see the Timing Diagram for the multiplexed
mode). The multiplexed data is available on either data
bus—the unused data bus can be disabled with its OE pin.
Grounding and Bypassing
The LTC2288/LTC2287/LTC2286 requires a printed cir-
cuit board with a clean, unbroken ground plane. A multi-
layer board with an internal ground plane is recom-
mended. Layout for the printed circuit board should en-
sure that digital and analog signal lines are separated as
much as possible. In particular, care should be taken not
to run any digital track alongside an analog signal track or
underneath the ADC.
High quality ceramic bypass capacitors should be used at
the V
DD
, OV
DD
, V
CM
, REFH, and REFL pins. Bypass capaci-
tors must be located as close to the pins as possible. Of
particular importance is the 0.1
μ
F capacitor between
REFH and REFL. This capacitor should be placed as close
to the device as possible (1.5mm or less). A size 0402
ceramic capacitor is recommended. The large 2.2
μ
F ca-
pacitor between REFH and REFL can be somewhat further
away. The traces connecting the pins and bypass capaci-
tors must be kept short and should be made as wide as
possible.
The LTC2288/LTC2287/LTC2286 differential inputs should
run parallel and close to each other. The input traces
should be as short as possible to minimize capacitance
and to minimize noise pickup.
Heat Transfer
Most of the heat generated by the LTC2288/LTC2287/
LTC2286 is transferred from the die through the bottom-
side exposed pad and package leads onto the printed
circuit board. For good electrical and thermal perfor-
mance, the exposed pad should be soldered to a large
grounded pad on the PC board. It is critical that all ground
pins are connected to a ground plane of sufficient area.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2287CUP | Dual 10-Bit, 65/40/25Msps Low Noise 3V ADCs |
| LTC2287IUP | Dual 10-Bit, 65/40/25Msps Low Noise 3V ADCs |
| LTC2287UP | Dual 10-Bit, 65/40/25Msps Low Noise 3V ADCs |
| LTC2288 | Dual 10-Bit, 65/40/25Msps Low Noise 3V ADCs |
| LTC2288CUP | Dual 10-Bit, 65/40/25Msps Low Noise 3V ADCs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2287CUP | 制造商:Linear Technology 功能描述:ADC Dual Pipelined 40Msps 10-bit Parallel 64-Pin QFN EP |
| LTC2287CUP#PBF | 功能描述:IC ADC DUAL 10BIT 40MSPS 64QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| LTC2287CUP#TR | 制造商:Linear Technology 功能描述:ADC Dual Pipelined 40Msps 10-bit Parallel 64-Pin QFN EP T/R |
| LTC2287CUP#TRPBF | 功能描述:IC ADC DUAL 10BIT 40MSPS 64QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| LTC2287IUP | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 10-Bit, 65/40/25Msps Low Noise 3V ADCs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。