- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2083 > LTC2283IUP#PBF (Linear Technology)IC ADC DUAL 12BIT 125MSPS 64QFN PDF資料下載
參數(shù)資料
| 型號： | LTC2283IUP#PBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 24/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC DUAL 12BIT 125MSPS 64QFN |
| 標(biāo)準(zhǔn)包裝： | 40 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 125M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 915mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-WFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 64-QFN（9x9） |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 2 個單端，雙極; 2 個差分, 雙極 |
LTC2283
9
2283fb
PIN FUNCTIONS
OEA (Pin 58): Channel A Output Enable Pin. Refer to
SHDNA pin function.
SHDNA (Pin 59): Channel A Shutdown Mode Selection
Pin. Connecting SHDNA to GND and OEA to GND results
in normal operation with the outputs enabled. Connecting
SHDNA to GND and OEA to VDD results in normal operation
with the outputs at high impedance. Connecting SHDNA
to VDD and OEA to GND results in nap mode with the
outputs at high impedance. Connecting SHDNA to VDD
and OEA to VDD results in sleep mode with the outputs
at high impedance.
MODE (Pin 60): Output Format and Clock Duty Cycle
Stabilizer Selection Pin. Note that MODE controls both
channels. Connecting MODE to GND selects offset binary
output format and turns the clock duty cycle stabilizer off.
1/3 VDD selects offset binary output format and turns the
clock duty cycle stabilizer on. 2/3 VDD selects 2’s comple-
ment output format and turns the clock duty cycle stabilizer
on. VDD selects 2’s complement output format and turns
the clock duty cycle stabilizer off.
VCMA (Pin 61): Channel A 1.5V Output and Input Common
Mode Bias. Bypass to ground with 2.2μF ceramic chip
capacitor. Do not connect to VCMB.
SENSEA (Pin 62): Channel A Reference Programming Pin.
Connecting SENSEA to VCMA selects the internal reference
and a ±0.5V input range. VDD selects the internal reference
and a ±1V input range. An external reference greater than
0.5V and less than 1V applied to SENSEA selects an input
range of ±VSENSEA. ±1V is the largest valid input range.
GND (Exposed Pad) (Pin 65): ADC Power Ground. The
Exposed Pad on the bottom of the package needs to be
soldered to ground.
FUNCTIONAL BLOCK DIAGRAM
Figure 1. Functional Block Diagram (Only One Channel is Shown)
SHIFT REGISTER
AND CORRECTION
DIFF
REF
AMP
REF
BUF
2.2μF
1μF
0.1μF
INTERNAL CLOCK SIGNALS
REFH
REFL
CLOCK/DUTY
CYCLE
CONTROL
RANGE
SELECT
1.5V
REFERENCE
FIRST PIPELINED
ADC STAGE
FIFTH PIPELINED
ADC STAGE
SIXTH PIPELINED
ADC STAGE
FOURTH PIPELINED
ADC STAGE
SECOND PIPELINED
ADC STAGE
REFH
REFL
CLK
OE
MODE
OGND
OVDD
2283 F01
INPUT
S/H
SENSE
VCM
AIN
–
AIN
+
2.2μF
THIRD PIPELINED
ADC STAGE
OUTPUT
DRIVERS
CONTROL
LOGIC
SHDN
OF*
D11
D0
CLKOUT*
*OF AND CLKOUT ARE SHARED BETWEEN BOTH CHANNELS.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2288IUP#PBF | IC ADC DUAL 10BIT 65MSPS 64QFN |
| LTC2293IUP#PBF | IC ADC DUAL 12BIT 65MSPS 64QFN |
| LTC2294IUP#TRPBF | IC ADC DUAL 12BIT 80MSPS 64QFN |
| LTC2295CUP#PBF | IC ADC DUAL 14BIT 10MSPS 64QFN |
| LTC2299IUP#TRPBF | IC ADC DUAL 14BIT 80MSPS 64QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2283IUP-TR | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 12-Bit, 125Msps Low Power 3V ADC |
| LTC2283IUP-TRPBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 12-Bit, 125Msps Low Power 3V ADC |
| LTC2283UP | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 12-Bit, 125Msps Low Power 3V ADC |
| LTC2284 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 14-Bit, 105Msps Low Power 3V ADC |
| LTC2284CUP | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 14-Bit, 105Msps Low Power 3V ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。