VDD Analog Supply Vol" />
參數(shù)資料
型號: LTC2282IUP#TRPBF
廠商: Linear Technology
文件頁數(shù): 20/24頁
文件大?。?/td> 0K
描述: IC ADC DUAL 12BIT 105MSPS 64-QFN
標準包裝: 2,000
位數(shù): 12
采樣率(每秒): 105M
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 2
功率耗散(最大): 630mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 64-QFN(9x9)
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 2 個單端,雙極; 2 個差分, 雙極
LTC2282
5
2282fb
POWER REQUIREMENTS
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
VDD
Analog Supply Voltage
(Note 9)
l
2.85
3
3.4
V
OVDD
Output Supply Voltage
(Note 9)
l
0.5
3
3.6
V
IVDD
Supply Current
Both ADCs at fS(MAX)
l
180
210
mA
PDISS
Power Dissipation
Both ADCs at fS(MAX)
l
540
630
mW
PSHDN
Shutdown Power (Each Channel)
SHDN = H, OE = H, No CLK
2
mW
PNAP
Nap Mode Power (Each Channel)
SHDN = H, OE = L, No CLK
15
mW
TIMING CHARACTERISTICS The l denotes the specications which apply over the full operating temperature
range, otherwise specications are at TA = 25°C. (Note 4)
The denotes the specications which apply over the full operating temperature
range, otherwise specications are at TA = 25°C. (Note 8)
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
fs
Sampling Frequency
(Note 9)
l
1
105
MHz
tL
CLK Low Time
Duty Cycle Stabilizer Off (Note 7)
Duty Cycle Stabilizer On (Note 7)
l
4.5
3
4.76
500
ns
tH
CLK High Time
Duty Cycle Stabilizer Off (Note 7)
Duty Cycle Stabilizer On (Note 7)
l
4.5
3
4.76
500
ns
tAP
Sample-and-Hold Aperture Delay
0
ns
tD
CLK to DATA Delay
CL = 5pF (Note 7)
l
1.4
2.7
5.4
ns
tMD
MUX to DATA Delay
CL = 5pF (Note 7)
l
1.4
2.7
5.4
ns
Data Access Time After OE↓
CL = 5pF (Note 7)
l
4.3
10
ns
BUS Relinquish Time
(Note 7)
l
3.3
8.5
ns
Pipeline Latency
5
Cycles
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: All voltage values are with respect to ground with GND and OGND
wired together (unless otherwise noted).
Note 3: When these pin voltages are taken below GND or above VDD, they
will be clamped by internal diodes. This product can handle input currents
of greater than 100mA below GND or above VDD without latchup.
Note 4: VDD = 3V, fSAMPLE = 105MHz, input range = 2VP-P with differential
drive, unless otherwise noted.
Note 5: Integral nonlinearity is dened as the deviation of a code from a
straight line passing through the actual endpoints of the transfer curve.
The deviation is measured from the center of the quantization band.
Note 6: Offset error is the offset voltage measured from –0.5 LSB when
the output code ickers between 0000 0000 0000 and 1111 1111 1111.
Note 7: Guaranteed by design, not subject to test.
Note 8: VDD = 3V, fSAMPLE = 105MHz, input range = 1VP-P with differential
drive. The supply current and power dissipation are the sum total for both
channels with both channels active.
Note 9: Recommended operating conditions.
相關(guān)PDF資料
PDF描述
MS27472T16F6P CONN RCPT 6POS WALL MT W/PINS
IDT72220L25TP IC FIFO 1024X8 SYNC 25NS 28-DIP
MS3106A20-9S CONN PLUG 8POS STRAIGHT W/SCKT
AD574AKNZ IC ADC 12BIT W/REF 28-DIP
AD7634BSTZ IC ADC 18BIT DIFF BIPO 48-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2282UP 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 12-Bit, 105Msps Low Power 3V ADC
LTC2283 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 12-Bit, 125Msps Low Power 3V ADC
LTC2283CUP 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 12-Bit, 125Msps Low Power 3V ADC
LTC2283CUP#PBF 功能描述:IC ADC DUAL 12BIT 125MSPS 64QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端,單極;2 個差分,單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
LTC2283CUP#PBF 制造商:Linear Technology 功能描述:IC, ADC, 12BIT, 125MSPS, QFN-64