- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10254 > LTC2226CUH#TRPBF (Linear Technology)IC ADC 12BIT 25MSPS SAMPL 32-QFN PDF資料下載
參數(shù)資料
| 型號： | LTC2226CUH#TRPBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 16/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 25MSPS SAMPL 32-QFN |
| 標準包裝： | 2,500 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 25M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 90mW |
| 電壓電源： | 單電源 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-WFQFN 裸露焊盤 |
| 供應商設備封裝： | 32-QFN 裸露焊盤（5x5） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個單端，雙極; 1 個差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
LTC2228/LTC2227/LTC2226
23
222876fb
TYPICAL APPLICATIONS
The LTC2228/LTC2227/LTC2226 differential inputs should
run parallel and close to each other. The input traces should
be as short as possible to minimize capacitance and to
minimize noise pickup.
Heat Transfer
Most of the heat generated by the LTC2228/LTC2227/
LTC2226 is transferred from the die through the bottom-
side Exposed Pad and package leads onto the printed
circuit board. For good electrical and thermal performance,
the exposed pad should be soldered to a large grounded
pad on the PC board. It is critical that all ground pins are
connected to a ground plane of sufcient area.
Clock Sources for Undersampling
Undersampling raises the bar on the clock source and the
higher the input frequency, the greater the sensitivity to
clock jitter or phase noise. A clock source that degrades
SNR of a full-scale signal by 1dB at 70MHz will degrade
SNR by 3dB at 140MHz, and 4.5dB at 190MHz.
In cases where absolute clock frequency accuracy is
relatively unimportant and only a single ADC is required,
a 3V canned oscillator from vendors such as Saronix
or Vectron can be placed close to the ADC and simply
connected directly to the ADC. If there is any distance to
the ADC, some source termination to reduce ringing that
may occur even over a fraction of an inch is advisable.
You must not allow the clock to overshoot the supplies or
performance will suffer. Do not lter the clock signal with
a narrow band lter unless you have a sinusoidal clock
source, as the rise and fall time artifacts present in typical
digital clock signals will be translated into phase noise.
The lowest phase noise oscillators have single-ended
sinusoidal outputs, and for these devices the use of a lter
close to the ADC may be benecial. This lter should be
close to the ADC to both reduce roundtrip reection times,
as well as reduce the susceptibility of the traces between
the lter and the ADC. If you are sensitive to close-in phase
noise, the power supply for oscillators and any buffers
must be very stable, or propagation delay variation with
supply will translate into phase noise. Even though these
clock sources may be regarded as digital devices, do not
operate them on a digital supply. If your clock is also used
to drive digital devices such as an FPGA, you should locate
the oscillator, and any clock fan-out devices close to the
ADC, and give the routing to the ADC precedence. The
clock signals to the FPGA should have series termination
at the source to prevent high frequency noise from the
FPGA disturbing the substrate of the clock fan-out device.
If you use an FPGA as a programmable divider, you must
re-time the signal using the original oscillator, and the re-
timing ip-op as well as the oscillator should be close to
the ADC, and powered with a very quiet supply.
For cases where there are multiple ADCs, or where the
clock source originates some distance away, differential
clock distribution is advisable. This is advisable both from
the perspective of EMI, but also to avoid receiving noise
from digital sources both radiated, as well as propagated in
the waveguides that exist between the layers of multilayer
PCBs. The differential pairs must be close together, and
distanced from other signals. The differential pair should
be guarded on both sides with copper distanced at least
3x the distance between the traces, and grounded with
vias no more than 1/4 inch apart.
相關PDF資料 |
PDF描述 |
|---|---|
| MS27473T12B35P | CONN PLUG 22POS STRAIGHT W/PINS |
| MS27508E16B35PB | CONN RCPT 55POS BOX MNT W/PINS |
| AD7787BRM | IC ADC 24BIT LP 2CH SIG 10-MSOP |
| MS3101F28-3P | CONN RCPT 3POS FREE HNG W/PINS |
| LTC1418CG#TR | IC A/D CONV 14BIT SRL&PAR 28SSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2226H | 制造商:LINER 制造商全稱:Linear Technology 功能描述:12-Bit, 25Msps 125°C ADC in LQFP |
| LTC2226HLU#PBF | 功能描述:IC ADC 12BIT 25MSPS 32-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| LTC2226HLU#TRPBF | 制造商:Linear Technology 功能描述:ADC Single Pipelined 25Msps 12-bit Parallel 48-Pin LQFP T/R |
| LTC2226HLX | 制造商:LINER 制造商全稱:Linear Technology 功能描述:12-Bit, 25Msps 125°C ADC in LQFP |
| LTC2226HLX#PBF | 功能描述:IC ADC 12BIT 25MSPS 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。