- 您現在的位置：買賣IC網 > PDF目錄10068 > LTC2222IUK#TR (Linear Technology)IC ADC 12BIT 105MSPS SAMPL 48QFN PDF資料下載
參數資料
| 型號： | LTC2222IUK#TR |
| 廠商： | Linear Technology |
| 文件頁數： | 8/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 105MSPS SAMPL 48QFN |
| 標準包裝： | 2,000 |
| 位數： | 12 |
| 采樣率（每秒）： | 105M |
| 數據接口： | 并聯 |
| 轉換器數目： | 1 |
| 功率耗散（最大）： | 535mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-WFQFN 裸露焊盤 |
| 供應商設備封裝： | 48-QFN-EP（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數目和類型： | 1 個單端，雙極; 1 個差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
LTC2222/LTC2223
16
22223fb
APPLICATIONS INFORMATION
CONVERTER OPERATION
As shown in Figure 1, the LTC2222/LTC2223 is a CMOS
pipelined multistep converter. The converter has ve pipe-
lined ADC stages; a sampled analog input will result in a
digitized value ve cycles later (see the Timing Diagram
section). For optimal AC performance the analog inputs
should be driven differentially. For cost sensitive applica-
tions, the analog inputs can be driven single-ended with
slightly worse harmonic distortion. The encode input is
differential for improved common mode noise immunity.
The LTC2222/LTC2223 has two phases of operation, de-
termined by the state of the differential ENC+/ENC– input
pins. For brevity, the text will refer to ENC+ greater than
ENC– as ENC high and ENC+ less than ENC– as ENC low.
Each pipelined stage shown in Figure 1 contains an ADC,
a reconstruction DAC and an interstage residue amplier.
In operation, the ADC quantizes the input to the stage and
the quantized value is subtracted from the input by the
DAC to produce a residue. The residue is amplied and
output by the residue amplier. Successive stages operate
out of phase so that when the odd stages are outputting
their residue, the even stages are acquiring that residue
and vice versa.
When ENC is low, the analog input is sampled differentially
directly onto the input sample-and-hold capacitors, inside
the “Input S/H” shown in the block diagram. At the instant
that ENC transitions from low to high, the sampled input is
held. While ENC is high, the held input voltage is buffered
by the S/H amplier which drives the rst pipelined ADC
stage. The rst stage acquires the output of the S/H dur-
ing this high phase of ENC. When ENC goes back low, the
rst stage produces its residue which is acquired by the
second stage. At the same time, the input S/H goes back
to acquiring the analog input. When ENC goes back high,
the second stage produces its residue which is acquired
by the third stage. An identical process is repeated for the
third and fourth stages, resulting in a fourth stage residue
that is sent to the fth stage ADC for nal evaluation.
Each ADC stage following the rst has additional range to
accommodate ash and amplier offset errors. Results
from all of the ADC stages are digitally synchronized such
that the results can be properly combined in the correction
logic before being sent to the output buffer.
SAMPLE/HOLD OPERATION AND INPUT DRIVE
Sample/Hold Operation
Figure 2 shows an equivalent circuit for the LTC2222/
LTC2223 CMOS differential sample-and-hold. The analog
inputs are connected to the sampling capacitors (CSAMPLE)
through NMOS transistors. The capacitors shown attached
to each input (CPARASITIC) are the summation of all other
capacitance associated with each input.
Figure 2. Equivalent Input Circuit
CSAMPLE
1.6pF
VDD
LTC2222/LTC2223
AIN
+
22223 F02
CSAMPLE
1.6pF
VDD
AIN
–
ENC–
ENC+
1.6V
6k
1.6V
6k
CPARASITIC
1pF
CPARASITIC
1pF
15Ω
相關PDF資料 |
PDF描述 |
|---|---|
| LT1341CG | IC TXRX 5V RS232 W/SHTDWN 28SSOP |
| VI-B4Z-MV-F1 | CONVERTER MOD DC/DC 2V 60W |
| LTC2222IUK#PBF | IC ADC 12BIT 105MSPS SAMPL 48QFN |
| MS27499E18B35S | CONN RCPT 66POS BOX MNT W/SCKT |
| LTC2222IUK | IC ADC 12BIT 105MSPS SAMPL 48QFN |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LTC2222UK | 制造商:LINER 制造商全稱:Linear Technology 功能描述:12-Bit,105Msps/80Msps ADCs |
| LTC2222UK-11 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:11-Bit, 105Msps ADC |
| LTC2223 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:12-Bit,105Msps/80Msps ADCs |
| LTC2223CUK | 功能描述:IC ADC 12BIT 80MSPS SAMPLE 48QFN RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率（每秒）:300k 數據接口:并聯 轉換器數目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端，單極；1 個單端，雙極 |
| LTC2223CUK#PBF | 功能描述:IC ADC 12BIT 80MSPS SAMPLE 48QFN RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率（每秒）:20M 數據接口:并聯 轉換器數目:2 功率耗散（最大）:155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復。