- 您現在的位置：買賣IC網 > PDF目錄385506 > LTC2208UP (Linear Technology Corporation) 16-Bit, 130Msps ADC PDF資料下載
參數資料
| 型號： | LTC2208UP |
| 廠商： | Linear Technology Corporation |
| 英文描述： | 16-Bit, 130Msps ADC |
| 中文描述： | 16位，130Msps ADC |
| 文件頁數： | 18/32頁 |
| 文件大?。?/td> | 1222K |
| 代理商： | LTC2208UP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
LTC2208
18
2208fa
CONVERTER OPERATION
The LTC2208 is a CMOS pipelined multistep converter
with a front-end PGA. As shown in Figure 1, the converter
has five pipelined ADC stages; a sampled analog input
will result in a digitized value seven cycles later (see the
Timing Diagram section). The analog input is differential for
improved common mode noise immunity and to maximize
the input range. Additionally, the differential input drive
will reduce even order harmonics of the sample and hold
circuit. The encode input is also differential for improved
common mode noise immunity.
The LTC2208 has two phases of operation, determined
by the state of the differential ENC
+
/ENC
–
input pins. For
brevity, the text will refer to ENC
+
greater than ENC
–
as
ENC high and ENC
+
less than ENC
–
as ENC low.
Each pipelined stage shown in Figure 1 contains an ADC,
a reconstruction DAC and an interstage amplifier. In
operation, the ADC quantizes the input to the stage and
the quantized value is subtracted from the input by the
DAC to produce a residue. The residue is amplified and
output by the residue amplifier. Successive stages oper-
ate out of phase so that when odd stages are outputting
their residue, the even stages are acquiring that residue
and vice versa.
When ENC is low, the analog input is sampled differen-
tially directly onto the input sample-and-hold capacitors,
inside the “input S/H” shown in the block diagram. At the
instant that ENC transitions from low to high, the voltage
on the sample capacitors is held. While ENC is high, the
held input voltage is buffered by the S/H amplifier which
drives the first pipelined ADC stage. The first stage acquires
the output of the S/H amplifier during the high phase of
ENC. When ENC goes back low, the first stage produces
its residue which is acquired by the second stage. At
the same time, the input S/H goes back to acquiring the
analog input. When ENC goes high, the second stage
produces its residue which is acquired by the third stage.
An identical process is repeated for the third and fourth
stages, resulting in a fourth stage residue that is sent to
the fifth stage for final evaluation.
Each ADC stage following the first has additional range to
accommodate flash and amplifier offset errors. Results
from all of the ADC stages are digitally delayed such that
the results can be properly combined in the correction
logic before being sent to the output buffer.
APPLICATIU
W
U
U
SAMPLE/HOLD OPERATION AND INPUT DRIVE
Sample/Hold Operation
Figure 2 shows an equivalent circuit for the LTC2208 CMOS
differential sample and hold. The differential analog inputs
are sampled directly onto sampling capacitors (C
SAMPLE
)
through NMOS transitors. The capacitors shown attached
to each input (C
PARASITIC
) are the summation of all other
capacitance associated with each input.
During the sample phase when ENC is low, the NMOS
transistors connect the analog inputs to the sampling
capacitors and they charge to, and track the differential
input voltage. When ENC transitions from low to high, the
sampled input voltage is held on the sampling capacitors.
During the hold phase when ENC is high, the sampling
capacitors are disconnected from the input and the held
voltage is passed to the ADC core for processing. As ENC
transitions for high to low, the inputs are reconnected to
the sampling capacitors to acquire a new sample. Since
the sampling capacitors still hold the previous sample,
a charging glitch proportional to the change in voltage
between samples will be seen at this time. If the change
between the last sample and the new sample is small,
the charging glitch seen at the input will be small. If the
Figure 2. Equivalent Input Circuit
C
SAMPLE
V
DD
V
DD
LTC2208
A
IN+
2208 F02
C
SAMPLE
V
DD
A
IN
–
ENC
–
ENC
+
1.6V
6k
1.6V
6k
C
1.8pF
C
1.8pF
相關PDF資料 |
PDF描述 |
|---|---|
| LTC2356-12 | Serial 12-Bit/14-Bit, 3.5Msps Sampling ADCs with Shutdown |
| LTC2356-14 | Serial 12-Bit/14-Bit, 3.5Msps Sampling ADCs with Shutdown |
| LTC2356CMSE-12 | Serial 12-Bit/14-Bit, 3.5Msps Sampling ADCs with Shutdown |
| LTC2356CMSE-14 | Serial 12-Bit/14-Bit, 3.5Msps Sampling ADCs with Shutdown |
| LTC2356IMSE-12 | Serial 12-Bit/14-Bit, 3.5Msps Sampling ADCs with Shutdown |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LTC2208UP-14 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:14-Bit, 130Msps ADC |
| LTC2209 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:10GHz GBW, 1.1nV/Hz Differential Amplifier/ADC Driver |
| LTC2209CUP | 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 160Msps ADC |
| LTC2209CUP#PBF | 制造商:Linear Technology 功能描述:Single ADC Pipelined 160Msps 16-bit Parallel/LVDS 64-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC 16BIT 160MSPS 64-QFN 制造商:Linear Technology 功能描述:IC 16BIT ADC 160MSPS 64QFN 制造商:Linear Technology 功能描述:IC, 16BIT ADC, 160MSPS, 64QFN 制造商:Linear Technology 功能描述:MS-ADC/High Speed, 16-bit, 160Msps ADC 制造商:Linear Technology 功能描述:IC, ADC, 16BIT, 160MSPS, QFN-64, Resolution (Bits):16bit, Sampling Rate:160MSPS, Supply Voltage Type:Single, Supply Voltage Min:3.135V, Supply Voltage Max:3.465V, Supply Current:440mA, Digital IC Case Style:QFN, No. of Pins:64 , RoHS Compliant: Yes |
| LTC2209CUP#TRPBF | 制造商:Linear Technology 功能描述:IC ADC 16BIT 160MSPS 64-QFN 制造商:Linear Technology 功能描述:MS-ADC/High Speed, 16-bit, 160Msps ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復。