參數(shù)資料
型號(hào): LTC2205IUK-14
廠商: LINEAR TECHNOLOGY CORP
元件分類: ADC
英文描述: 14-Bit, 65Msps ADC
中文描述: 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC48
封裝: 7 X 7 MM, PLASTIC, MO-220WKKD-2, QFN-48
文件頁數(shù): 20/28頁
文件大小: 1563K
代理商: LTC2205IUK-14
LTC2205-14
20
220514fa
The lower limit of the LTC2205-14 sample rate is determined
by droop of the sample and hold circuits. The pipelined
architecture of this ADC relies on storing analog signals on
small valued capacitors. Junction leakage will discharge
the capacitors. The specified minimum operating frequency
for the LTC2205-14 is 1Msps.
DIGITAL OUTPUTS
Digital Output Buffers
Figure 11 shows an equivalent circuit for a single output
buffer. Each buffer is powered by OV
DD
and OGND, isolated
from the ADC power and ground. The additional N-channel
transistor in the output driver allows operation down to
low voltages. The internal resistor in series with the output
eliminates the need for external damping resistors.
As with all high speed/high resolution converters, the
digital output loading can affect the performance. The
digital outputs of the LTC2205-14 should drive a minimum
capacitive load to avoid possible interaction between the
digital outputs and sensitive input circuitry. The output
should be buffered with a device such as a ALVCH16373
CMOS latch. For full speed operation the capacitive load
should be kept under 10pF. A resistor in series with the
output may be used but is not required since the ADC has
a series resistor of 33
on chip.
Lower OV
DD
voltages will also help reduce interference
from the digital outputs.
Maximum and Minimum Encode Rates
The maximum encode rate for the LTC2205-14 is 65Msps.
For the ADC to operate properly the encode signal should
have a 50% (±2.5%) duty cycle. Achieving a precise 50%
duty cycle is easy with differential sinusoidal drive using
a transformer or using symmetric differential logic such
as PECL or LVDS. When using a single-ended ENCODE
signal asymmetric rise and fall times can result in duty
cycles that are far from 50%.
An optional clock duty cycle stabilizer can be used if the
input clock does not have a 50% duty cycle. This circuit
uses the rising edge of ENC pin to sample the analog input.
The falling edge of ENC is ignored and an internal falling
edge is generated by a phase-locked loop. The input clock
duty cycle can vary from 30% to 70% and the clock duty
cycle stabilizer will maintain a constant 50% internal duty
cycle. If the clock is turned off for a long period of time,
the duty cycle stabilizer circuit will require one hundred
clock cycles for the PLL to lock onto the input clock. To
use the clock duty cycle stabilizer, the MODE pin must be
connected to 1/3V
DD
or 2/3V
DD
using external resistors.
APPLICATIONS INFORMATION
LTC2205-14
220514 F11
OV
DD
V
DD
V
DD
0.1
μ
F
TYPICAL
DATA
OUTPUT
OGND
OV
DD
0.5V
TO 3.6V
PREDRIVER
LOGIC
DATA
FROM
LATCH
33
Figure 11. Equivalent Circuit for a Digital Output Buffer
Figure 10. ENC Drive Using a CMOS to PECL Translator
Figure 9. Single-Ended ENC Drive,
Not Recommended for Low Jitter
220514 F09
ENC
1.6V
V
THRESHOLD
= 1.6V
ENC
+
0.1
μ
F
LTC2205-14
220514 F10
ENC
ENC
+
3.3V
3.3V
D0
Q0
Q0
130
130
83
83
MC100LVELT22
LTC2205-14
相關(guān)PDF資料
PDF描述
LTC2205UK-14 14-Bit, 65Msps ADC
LTC2206CUK-14 14-Bit, 105Msps/80Msps ADCs
LTC2206IUK-14 14-Bit, 105Msps/80Msps ADCs
LTC2206UK-14 14-Bit, 105Msps/80Msps ADCs
LTC2207-14 14-Bit, 105Msps/80Msps ADCs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2205IUK-14#PBF 功能描述:IC ADC 14BIT 65MSPS 48-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
LTC2205IUK-14#TRPBF 功能描述:IC ADC 14-BIT 65MSPS 48-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
LTC2205IUK-PBF 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 65Msps/40Msps
LTC2205IUK-TR 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 65Msps/40Msps
LTC2205IUK-TRPBF 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 65Msps/40Msps