- 您現(xiàn)在的位置：買賣IC網 > PDF目錄10544 > LTC1863IGN#PBF (Linear Technology)IC ADC 12BIT 8CH 200KSPS 16SSOP PDF資料下載
參數資料
| 型號： | LTC1863IGN#PBF |
| 廠商： | Linear Technology |
| 文件頁數： | 15/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 8CH 200KSPS 16SSOP |
| 標準包裝： | 100 |
| 位數： | 12 |
| 采樣率（每秒）： | 200k |
| 數據接口： | MICROWIRE?，串行，SPI? |
| 轉換器數目： | 1 |
| 功率耗散（最大）： | 9mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SSOP（0.154"，3.90mm 寬） |
| 供應商設備封裝： | 16-SSOP |
| 包裝： | 管件 |
| 輸入數目和類型： | 8 個單端，單極；8 個單端，雙極；4 個差分，單極；4 個差分，雙極 |
LTC1863/LTC1867
8
18637fa
TIMING DIAGRAMS
t5 (SDI Setup Time Before SCK↑),
t6 (SDI Hold Time After SCK↑)
50%
t3
0.4V
t7 (SLEEP Mode Wake-Up Time)
t7
SCK
CS/CONV
t8 (BUS Relinquish Time)
t8
CS/CONV
SDO
2.4V
t4 (SDO Valid After CONV↓)
t4
CS/CONV
SDO
2.4V
0.4V
t6
2.4V
0.4V
t5
SCK
SDI
2.4V
0.4V
2.4V
0.4V
SDO
1867 TD
SLEEP BIT (SLP = 0)
READ-IN
10%
90%
Hi-Z
t1 (For Short Pulse Mode)
t2 (SDO Valid Before SCK↑),
t3 (SDO Valid Hold Time After SCK↓)
t1
CS/CONV
t2
SCK
50%
Overview
The LTC1863/LTC1867 are complete, low power multi-
plexed ADCs. They consist of a 12-/16-bit, 200ksps capaci-
tive successive approximation A/D converter, a precision
internal reference, a congurable 8-channel analog input
multiplexer (MUX) and a serial port for data transfer.
Conversions are started by a rising edge on the CS/CONV
input. Once a conversion cycle has begun, it cannot be
restarted. Between conversions, the ADCs receive an input
word for channel selection and output the conversion
result, and the analog input is acquired in preparation for
the next conversion. In the acquire phase, a minimum time
of 1.5μs will provide enough time for the sample-and-hold
capacitors to acquire the analog signal.
During the conversion, the internal differential 16-bit
capacitive DAC output is sequenced by the SAR from
the most signicant bit (MSB) to the least signicant bit
(LSB). The input is sucessively compared with the binary
weighted charges supplied by the differential capacitive
DAC. Bit decisions are made by a low-power, differential
comparator. At the end of a conversion, the DAC output
balances the analog input. The SAR contents (a 12-/16-bit
data word) that represent the analog input are loaded into
the 12-/16-bit output latches.
APPLICATIONS INFORMATION
相關PDF資料 |
PDF描述 |
|---|---|
| VI-2TL-IW-F3 | CONVERTER MOD DC/DC 28V 100W |
| LTC2237IUH#PBF | IC ADC 10-BIT 40MSPS 3V 32-QFN |
| AD7812YNZ | IC ADC 10BIT 8CHAN SRL 20DIP |
| VI-2TL-IW-F2 | CONVERTER MOD DC/DC 28V 100W |
| VE-J4K-MW-F4 | CONVERTER MOD DC/DC 40V 100W |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LTC1863LCGN | 制造商:Linear Technology 功能描述:ADC Single SAR 175ksps 12-bit Serial 16-Pin SSOP N |
| LTC1863LCGN#PBF | 功能描述:IC ADC 12BIT 8CH 175KSPS 16SSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數:8 采樣率（每秒）:1M 數據接口:串行，SPI? 轉換器數目:1 功率耗散（最大）:- 電壓電源:模擬和數字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數目和類型:8 個單端，單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| LTC1863LCGN#PBF | 制造商:Linear Technology 功能描述:ADC, 8CH, 12BIT, 175KSPS, SSOP-16 |
| LTC1863LCGN#TR | 制造商:Linear Technology 功能描述:ADC Single SAR 175ksps 12-bit Serial 16-Pin SSOP N T/R |
| LTC1863LCGN#TRPBF | 功能描述:IC ADC 12BIT 8CH 175KSPS 16SSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率（每秒）:45k 數據接口:串行 轉換器數目:2 功率耗散（最大）:315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端，單極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。