- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄44986 > LT3688EUF#PBF (LINEAR TECHNOLOGY CORP) SWITCHING REGULATOR, PQCC24 PDF資料下載
參數(shù)資料
| 型號： | LT3688EUF#PBF |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | SWITCHING REGULATOR, PQCC24 |
| 封裝： | LEAD FREE, PLASTIC, TSSOP-24 |
| 文件頁數(shù)： | 14/28頁 |
| 文件大?。?/td> | 415K |
| 代理商： | LT3688EUF#PBF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
LT3688
21
3688f
Output Voltage Monitoring
The LT3688 provides power supply monitoring for
microprocessor-based systems. The features include
power-on reset (POR) and watchdog timing.
A precise internal voltage reference and glitch immune
precision POR comparator circuits monitor the LT3688
output voltages. Each channel’s output voltage must be
above 90% of the programmed value for RST not to be
asserted (refer to the Timing Diagram). The LT3688 will
assert RST during power-up, power-down and brownout
conditions. Once the output voltage rises above the RST
threshold, the adjustable reset timer is started and RST is
released after the reset timeout period. On power-down,
once the output voltage drops below RST threshold, RST
is held at a logic low. The reset timer is adjustable using
external capacitors. This capability helps hold the micro-
processor in a stable shutdown condition. The RST pin
has weak pull-up to the BIAS pin.
The above discussion is concerned only with the DC
value of the monitored supply. Real supplies also have
relatively high-frequency variation, from sources such as
load transients, noise, and pickup. These variations should
not be considered by the monitor in determining whether
a supply voltage is valid or not. The variations may cause
spurious outputs at RST, particularly if the supply voltage
is near its trip threshold.
Two techniques are used to combat spurious reset without
sacricing threshold accuracy. First, the timeout period
helps prevent high-frequency variation whose frequency is
above 1/ tRST from appearing at the RST output. When the
voltage at FB goes below the threshold, the RST pin asserts
low. When the supply recovers past the threshold, the reset
timer starts (assuming it is not disabled), and RST does not
go high until it nishes. If the supply becomes invalid any
time during the timeout period, the timer resets and starts
fresh when the supply next becomes valid. While the reset
timeout is useful for preventing toggling of the reset output
in most cases, it is not effective at preventing nuisance
resets due to short glitches (due to load transients or other
effects) on a valid supply. To reduce sensitivity to these
short glitches, the comparator has additional anti-glitch
circuitry. Any transient at the input of the comparator needs
to be of sufcient magnitude and duration (tUV) before it
can change the monitor state. The combination of the reset
timeout and anti-glitch circuitry prevents spurious changes
in output state without sacricing threshold accuracy.
Watchdog Timer
The LT3688 includes an adjustable watchdog timer that
monitors a μP’s activity. If a code execution error occurs
in a μP, the watchdog will detect this error and will set the
WDO low. This signal can be used to interrupt a routine
or to reset a μP.
The watchdog circuitry is triggered by negative edges on
the WDI pin. The window mode restricts the WDI pin’s
negative going pulses to appear inside a programmed
time window (see the Timing Diagram) to prevent WDO
from going low. If more than two pulses are registered
in the window’s fast period, the WDO is forced to go low.
The WDO also goes low if no negative edge is supplied
to the WDI pin in the window’s slow timer period. During
a code execution error, the microprocessor will output
WDI pulses that would be either too fast or too slow. This
condition will assert WDO and force the microprocessor
to reset the program. In window mode, the WDI signal
frequency is bounded by an upper and lower limit for
normal operation. The WDI input frequency period should
be higher than the window mode’s fast period and lower
than the window mode’s slow period to keep WDO high
under normal conditions. The window mode’s fast and slow
times have a xed ratio of 16 between them. These times
can be increased or decreased by adjusting an external
capacitor on the CWDT pin.
When WDO is asserted, a timer is enabled for a time
equivalent to 1/8th of the watchdog window upper
boundary. Any WDI pulses that appear while the reset
timer is running are ignored. When the timer expires, the
WDO is allowed to go high again. Therefore, if no input
is applied to the WDI pin, then the watchdog circuitry
produces a train of pulses on the WDO pin. The high
time of this pulse train is equal to the watchdog window
upper boundary, and low time is equal to the 1/8th of the
watchdog window upper boundary.
APPLICATIONS INFORMATION
相關PDF資料 |
PDF描述 |
|---|---|
| LT3688IFE#PBF | SWITCHING REGULATOR, PDSO24 |
| LT3688HFE#PBF | SWITCHING REGULATOR, PDSO24 |
| LT3688HFE#TRPBF | SWITCHING REGULATOR, PDSO24 |
| LT3689IUD-5#PBF | 1.95 A SWITCHING REGULATOR, 2160 kHz SWITCHING FREQ-MAX, PQCC16 |
| LT3689EMSE-5#TRPBF | 1.95 A SWITCHING REGULATOR, 2160 kHz SWITCHING FREQ-MAX, PDSO16 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LT3688HFE#PBF | 功能描述:IC REG BUCK ADJ 0.8A DL 24TSSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 開關穩(wěn)壓器 系列:- 產(chǎn)品培訓模塊:MIC23xxx HyperLight Load™ Regulators 標準包裝:5,000 系列:HyperLight Load® 類型:降壓（降壓） 輸出類型:固定 輸出數(shù):1 輸出電壓:1.8V 輸入電壓:2.7 V ~ 5.5 V PWM 型:混合物 頻率 - 開關:4MHz 電流 - 輸出:2A 同步整流器:是 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-VFDFN 裸露焊盤，8-MLF? 包裝:帶卷 (TR) 供應商設備封裝:8-MLF?（2x2） 產(chǎn)品目錄頁面:1094 (CN2011-ZH PDF) 其它名稱:576-3303-2 |
| LT3688HFE#TRPBF | 功能描述:IC REG BUCK ADJ 0.8A DL 24TSSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 開關穩(wěn)壓器 系列:- 設計資源:Design Support Tool 標準包裝:1 系列:- 類型:升壓（升壓） 輸出類型:固定 輸出數(shù):1 輸出電壓:3V 輸入電壓:0.75 V ~ 2 V PWM 型:- 頻率 - 開關:- 電流 - 輸出:100mA 同步整流器:是 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-5 細型，TSOT-23-5 包裝:剪切帶 (CT) 供應商設備封裝:TSOT-23-5 其它名稱:AS1323-BTTT-30CT |
| LT3688HFEPBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 800mA Step-Down Switching Regulator with Power-On Reset |
| LT3688IFE#PBF | 功能描述:IC REG BUCK ADJ 0.8A DL 24TSSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 開關穩(wěn)壓器 系列:- 產(chǎn)品培訓模塊:MIC23xxx HyperLight Load™ Regulators 標準包裝:5,000 系列:HyperLight Load® 類型:降壓（降壓） 輸出類型:固定 輸出數(shù):1 輸出電壓:1.8V 輸入電壓:2.7 V ~ 5.5 V PWM 型:混合物 頻率 - 開關:4MHz 電流 - 輸出:2A 同步整流器:是 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-VFDFN 裸露焊盤，8-MLF? 包裝:帶卷 (TR) 供應商設備封裝:8-MLF?（2x2） 產(chǎn)品目錄頁面:1094 (CN2011-ZH PDF) 其它名稱:576-3303-2 |
| LT3688IFE#TRPBF | 功能描述:IC REG BUCK ADJ 0.8A DL 24TSSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 開關穩(wěn)壓器 系列:- 設計資源:Design Support Tool 標準包裝:1 系列:- 類型:升壓（升壓） 輸出類型:固定 輸出數(shù):1 輸出電壓:3V 輸入電壓:0.75 V ~ 2 V PWM 型:- 頻率 - 開關:- 電流 - 輸出:100mA 同步整流器:是 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-5 細型，TSOT-23-5 包裝:剪切帶 (CT) 供應商設備封裝:TSOT-23-5 其它名稱:AS1323-BTTT-30CT |
發(fā)布緊急采購，3分鐘左右您將得到回復。