input (across external sense resistor) equal to (VCC " />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� LT1621IGN#TRPBF
寤犲晢锛� Linear Technology
鏂囦欢闋佹暩(sh霉)锛� 7/12闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC AMP R-R CURRENT SENSE 16-SSOP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 2,500
鏀惧ぇ鍣ㄩ鍨嬶細 闆绘祦妾㈡脯(c猫)
闆昏矾鏁�(sh霉)锛� 2
杓稿嚭椤炲瀷锛� 婊挎摵骞�
闆绘祦 - 杓稿叆鍋忓锛� 20nA
闆诲 - 杓稿叆鍋忕Щ锛� 6000µV
闆绘祦 - 闆绘簮锛� 2.3mA
闆诲 - 闆绘簮锛屽柈璺�/闆欒矾(±)锛� 4.5 V ~ 5.5 V
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 16-SSOP锛�0.154"锛�3.90mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 16-SSOP
鍖呰锛� 甯跺嵎 (TR)
4
LT1620/LT1621
PI FU CTIO S
U
UU
input (across external sense resistor) equal to (VCC 鈥�
VPROG)/10. Input voltage range is VCC to (VCC 鈥� 1.25V).
AVG2: Sense Amplifier AV = 鈥� 20 Output and Comparator
Positive Input. Used as integration node for end-of-cycle
determination flag. Integration time constant is calculated
using 5k
typical output impedance.
PROG2: Comparator Negative Input. Program node for
end-of-cycle determination typically used during voltage
mode operation. The comparator threshold is reached
when the current sense amplifier differential input voltage
equals (VCC 鈥� VPROG2)/20. Input voltage range is (VCC 鈥�
0.15V) to (VCC 鈥� 2.5V).
GND: Ground Reference.
MODE: Comparator Open Collector Output. Output is logic
low when magnitude of current sense amplifier differential
input voltage is less than (VCC 鈥� VPROG2)/20.
IOUT: Transconductance Amplifier Output. In typical appli-
cation, IOUT sinks current from current-setting node on
companion PWM controller IC, facilitating current mode
loop control.
FUNCTIONAL BLOCK DIAGRA
UU
W
鈥�
+
SENSE
AMPLIFIER
VCC
IN+
IN鈥�
PROG
PROG2*
500
2.5k
鈥�
+
SENSE
AVG
AVG2*
IOUT
MODE*
LT1620/21 FBD
gm
鈥�
+
5k
*AVAILABLE IN THE LT1620GN ONLY
+
鈥�
+
鈥�
SENSE
鈥�
SENSE
+
INTVCC
ITH
PWM
CONTROLLER
END-OF-CYCLE
(ACTIVE LOW)
(
脳1 GAIN)
(
脳10 GAIN)
(
脳20 GAIN)
CURRENT
SENSE
RESISTOR
VID
GND
5V
OPERATION
U
Current Sense Amplifier
The current sense amplifier is a multiple output voltage
amplifier with an operational input common mode range
from 0V to 32V. The amplifier generates scaled output
voltages at the SENSE, AVG and AVG2 (available in
LT1620GN) pins. These output signal voltages are refer-
enced to the VCC supply by pulling signal current through
internal VCC referred resistors.
(Refer to the Functional Block Diagram)
The first output (SENSE) is a unity gain, level-shifted repre-
sentation of the input signal (IN+ 鈥� IN鈥�). In typical PWM/
charger type applications, this output is used to drive the
current sense amplifier of the mated PWM controller IC.
The other two outputs (AVG and AVG2) are internally
connected to a transconductance amplifier and compara-
tor, respectively. The AVG output yields a gain of 10, and
the AVG2 output provides a gain of 20. These pins are
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
77311-401-16LF BERGSTIK
RC0805FR-073R48L RES 3.48 OHM 1/8W 1% 0805 SMD
AD8674ARUZ-REEL IC OPAMP GP 10MHZ QUAD 14TSSOP
78208-410HLF CONN HEADER 10POS SGL R/A PCB
HVC0805Z1008KET RES HV 10G OHM 1/8W 10% 0805
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
LT1624IS8 鍒堕€犲晢:Linear Technology 鍔熻兘鎻忚堪:
LT-1625S 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:T1/CEPT/ISDN-PRI TRANSFORMER
LT1627 鍒堕€犲晢:LINER 鍒堕€犲晢鍏ㄧū:Linear Technology 鍔熻兘鎻忚堪:Micropower Low Dropout Regulators with Shutdown
LT1629 鍒堕€犲晢:EDSYN 鍔熻兘鎻忚堪:
LT1630 鍒堕€犲晢:LINER 鍒堕€犲晢鍏ㄧū:Linear Technology 鍔熻兘鎻忚堪:30MHz, 10V/us, Dual/Quad Rail-to-Rail Input and Output Precision Op Amps