- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385499 > LT1241 Series (Linear Technology Corporation) High Speed Current Mode Pulse Width Modulators(高速，電流模式脈寬調(diào)制器) PDF資料下載
參數(shù)資料
| 型號： | LT1241 Series |
| 廠商： | Linear Technology Corporation |
| 英文描述： | High Speed Current Mode Pulse Width Modulators(高速，電流模式脈寬調(diào)制器) |
| 中文描述： | 高速電流模式脈寬調(diào)制器（高速，電流模式脈寬調(diào)制器） |
| 文件頁數(shù)： | 9/16頁 |
| 文件大?。?/td> | 284K |
| 代理商： | LT1241 SERIES |
9
LT1241 Series
U
S
A
Current Sense Comparator and PWM Latch
LT1241 series devices are current mode controllers.
Under normal operating conditions the output (Pin 6) is
turned on at the start of every oscillator cycle, coincident
with the rising edge of the oscillator waveform. The output
is then turned off when the current reaches a threshold
level proportional to the error voltage at the output of the
error amplifier. Once the output is turned off it is latched
off until the start of the next cycle. The peak current is thus
proportional to the error voltage and is controlled on a
cycle by cycle basis. The peak switch current is normally
sensed by placing a sense resistor in the source lead of the
output MOSFET. This resistor converts the switch current
to a voltage that can be fed into the current sense input. For
normal operating conditions the peak inductor current,
which is equal to the peak switch current, will be equal to:
(
(
O
PPLICATI
U
U
change in the error amplifier output voltage. The threshold
voltage will be 0.333V for an error amplifier voltage of
2.4V. To reduce the maximum current sense threshold to
less than 1V the error amplifier output should be clamped
to less than 4.4V.
Blanking
A unique feature of the LT1241 series devices is the built-
in blanking circuit at the output of the current sense
comparator. A common problem with current mode
PWM circuits is erratic operation due to noise at the
current sense input. The primary cause of noise problems
is the leading edge current spike due to transformer
interwinding capacitance and diode reverse recovery
time. This current spike can prematurely trip the current
sense comparator causing an instability in the regulator
circuit. A filter at the current sense input is normally
required to eliminate this instability.
This filter will in turn slow down the current sense loop.
A slow current sense loop will increase the minimum pulse
width which will increase the short-circuit current in an
overload condition. The LT1241 series devices blank (lock
out) the signal at the output of the current sense compara-
tor for a fixed amount of time after the switch is turned on.
This effectively prevents the PWM latch from tripping due
to the leading edge current spike.
The blanking time will be a function of the voltage at the
feedback pin (Pin 2). The blanking time will be 100ns for
normal operating conditions (V
FB
= 2.5V). The blanking
time goes to zero as the feedback pin is pulled to 0V. This
means that the blanking time will be minimized during
start-up and also during an output short-circuit fault. This
blanking circuit eliminates the need for an input filter at the
current sense input except in extreme cases. Eliminating
the filter allows the current sense loop to operate with
minimum delays, reducing peak currents during fault
conditions.
I
V
V
R
PK
PIN
S
=
)
)
1
3
1 4
During fault conditions the maximum threshold voltage at
the input of the current sense comparator is limited by the
internal 1V clamp at the inverting input. The peak switch
current will be equal to:
I
V
R
PK MAX
S
)
=
1 0
In certain applications, such as high power regulators, it
may be desirable to limit the maximum threshold voltage
to less than 1V in order to limit the power dissipated in the
sense resistor or to limit the short-circuit current of the
regulator circuit. This can be accomplished by clamping
the output of the error amplifier. A voltage level of
approximately 1.4V at the output of the error amplifier will
give a threshold voltage of 0V. A voltage level of approxi-
mately 4.4V at the output of the error amplifier will give
a threshold level of 1V. Between 1.4V and 4.4V the
threshold voltage will change by a factor of one-third of the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LT1248 | Octal D-Type Transparent Latches with 3-state Outputs 20-SO 0 to 70 |
| LT1248C | Octal D-Type Transparent Latches with 3-state Outputs 20-SO 0 to 70 |
| LT1248CN | Octal D-Type Transparent Latches with 3-state Outputs 20-SO 0 to 70 |
| LT1248CS | Replaced by SN74ALS374A : Octal D-Type Edge Triggered Flip-Flops with 3-State Outputs 20-SSOP 0 to 70 |
| LT1248I | Power Factor Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LT1242 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:High Speed Current Mode Pulse Width Modulators |
| LT1242CJ8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Current-Mode SMPS Controller |
| LT1242CN8 | 功能描述:IC REG CTRLR ISO PWM CM 8-DIP RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:500kHz 占空比:96% 電源電壓:4 V ~ 36 V 降壓:無 升壓:是 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 125°C 封裝/外殼:24-WQFN 裸露焊盤 包裝:帶卷 (TR) |
| LT1242CN8#PBF | 功能描述:IC REG CTRLR ISO PWM CM 8-DIP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:500kHz 占空比:96% 電源電壓:4 V ~ 36 V 降壓:無 升壓:是 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 125°C 封裝/外殼:24-WQFN 裸露焊盤 包裝:帶卷 (TR) |
| LT1242CS8 | 功能描述:IC REG CTRLR ISO PWM CM 8-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:500kHz 占空比:96% 電源電壓:4 V ~ 36 V 降壓:無 升壓:是 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 125°C 封裝/外殼:24-WQFN 裸露焊盤 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。