參數(shù)資料
型號: LSI53C1020
英文描述: LSI53C1020 PCI-X to Ultra320 SCSI Controller technical manual v2.0 6/02
中文描述: LSI53C1020 PCI - X到Ultra320 SCSI控制器的技術(shù)手冊2.0 6月2日
文件頁數(shù): 27/166頁
文件大?。?/td> 1330K
代理商: LSI53C1020
Interrupts
2-11
When the background process starts the next pass of its infinite loop
(above), it detects the unhealthy state (as mentioned above), reinitializes
the hardware, and re-enables the interrupt.
2.8 Interrupts
This section provides information on the 8032 processor and LSI53C040
interrupts.
2.8.1 8032 Processor Interrupts
The 8032 processor has two external interrupts (INT0 and INT1), which
may be set to be level or edge triggered depending upon the setting of
the control bits in the TCON register.
IT0 = H -> interrupt on falling edge of INT0 (edge triggered)
IT0 = L -> interrupt if INT0 = LOW
(level triggered)
IT1 = H -> interrupt on falling edge of INT1 (edge triggered)
IT1 = L -> interrupt if INT1 = LOW
(level triggered)
Both of these external interrupts may be configured as inputs from any
of the LSI53C040 core interrupts.
Other interrupt sources from the 8032:
SERIAL
RX
TX
TIMER0
TIMER1
TIMER2
相關(guān)PDF資料
PDF描述
LSI53C1030 LSI53C1030 PCI-X to Dual Channel Ultra320 SCSI Multifunction Controller technical manual v2.0 5/02
LSI53C120 LSI53C120 Ultra SCSI Bus Expander technical manual v1.0 8/01
LSI53C140 LSI53C140 Ultra2 SCSI Bus Expander technical manual v2.1 9/01
LSI53C141 LSI53C141 SCSI Bus Expander technical manual v2.1 11/00
LSI53C1510 LSI53C1510 I2O-Ready PCI RAID Ultra2 SCSI Controller technical manual v2.2 4/01
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LSI53C1020A384BGALEADFREE 制造商:LSI Corporation 功能描述:
LSI53C1030 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LSI53C1030 PCI-X to Dual Channel Ultra320 SCSI Multifunction Controller technical manual v2.0 5/02
LSI53C1030-456BGA(C0) 制造商:LSI Corporation 功能描述:
LSI53C1030-E1 制造商:LSI Corporation 功能描述:
LSI53C120 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LSI53C120 Ultra SCSI Bus Expander technical manual v1.0 8/01