- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369832 > LR38575 CCD PERIPHERAL IC PDF資料下載
參數(shù)資料
| 型號： | LR38575 |
| 英文描述： | CCD PERIPHERAL IC |
| 中文描述： | 防治荒漠化公約外圍IC |
| 文件頁數(shù)： | 4/9頁 |
| 文件大?。?/td> | 92K |
| 代理商： | LR38575 |
LR38575
4
PIN NO.
SYMBOL
IO SYMBOL
POLARITY
PIN NAME
DESCRIPTION
20
V
DD3
–
Power supply
Supply of +3.3 V power.
An input pin for resetting all internal circuits at power-on.
Connect to V
DD
through the diode and GND through the
capacitor.
A pulse to sample-hold the signal for the CDS circuit.
The output polarity of RS is selected by serial data.
All clear input
ICU3
ACLX
21
–
A grounding pin.
An input pin to control internal vertical clock for long
shutter speed.
H level or open
: VD
L level
: VD is masked by the pulse which
is latched at the rising edge of VD.
It's necessary to be set SMD = high and number of the
fields data n ≥ 2 in serial data control at VCON operation.
An input pin for reference clock oscillation.
The frequency is 24.54545 MHz.
An output pin for reference clock oscillation.
The output is the inverse of CKI (pin 25).
An output pin to generate HD and VD pulses.
The frequency is 12.272725 MHz.
Ground
–
GND
23
22
RS
O6MA3
S/H pulse output
24
VCON
ICU3
VD control input
–
–
A pulse to sample-hold the signal for the CCD.
The output phase and output polarity of FS are selected
by serial data.
CDS pulse output 2
O6MA3
FS
19
–
–
Clock input
OSCI3
CKI
25
26
CKO
OSCO3
Clock output
–
Clock output
O6MA3
CLK
27
18
FCDS
O6MA3
CDS pulse output 1
A pulse to clamp the feed-through level for the CCD.
The output phase and output polarity of FCDS are
selected by serial data.
A pulse to clamp the optical black signal.
This pulse is controlled by serial data BCPCNT;
BCPCNT = H; This pulse stays high during the
absence of effective pixels within the
vertical blanking or during the
sweepout signal.
BCPCNT = L; This pulse stays high during the
sweepout signal.
A pulse to clamp the dummy outputs of the CCD signal.
This pulse stays high during the sweepout period.
An output pin for AD converter. The output phase of
ADCK is selected by serial data in 90 steps.
A grounding pin.
Optical black clamp
pulse output
BCPX
14
O3
O3
15
CLPX
Clamp pulse output
AD clock output
ADCK
16
O6MA3
–
17
GND
Ground
–
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LR38585 | CCD PERIPHERAL IC |
| LR38602 | Microprocessor |
| LR38617 | CCD PERIPHERAL IC |
| LR38637 | CMOS IMAGE SENSOR PERIPHERAL LSI / CCD |
| LR3987 | Analog IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LR38580 | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:Single-chip Driver IC for 270 k/320 k-pixel B/W CCDs with Dual-power-supply Operation |
| LR38581 | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:Timing Generator IC for 270 k/320 k-pixel Color CCDs with Dual-power-supply Operation |
| LR38585 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CCD PERIPHERAL IC |
| LR38595 | 制造商:Gordos 功能描述:Relay Solid State 30 VDC 5vdc 制造商:GORDOS 功能描述:RELAY 120VAC 60HZ |
| LR38602 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復。