- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385497 > LPC2292FBD144 (NXP Semiconductors N.V.) 16-32-bit ARM microcontrollers; 256 kB ISP-IAP flash with CAN, 10-bit ADC and external memory interface PDF資料下載
參數(shù)資料
| 型號(hào)： | LPC2292FBD144 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 數(shù)學(xué)處理器 |
| 英文描述： | 16-32-bit ARM microcontrollers; 256 kB ISP-IAP flash with CAN, 10-bit ADC and external memory interface |
| 封裝： | LPC2292FBD144/01<SOT486-1 (LQFP144)|<<http://www.nxp.com/packages/SOT486-1.html<1<Always Pb-free,;LPC2292FET144/01<SOT569-1 (TFBGA144)|<<http://www.nxp.com/packages/SOT56 |
| 文件頁(yè)數(shù)： | 13/54頁(yè) |
| 文件大小： | 428K |
| 代理商： | LPC2292FBD144 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)
LPC2292_2294
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 8 June 2011
13 of 54
NXP Semiconductors
LPC2292/2294
16/32-bit ARM microcontrollers with external memory interface
P3[17]/A17
P3[18]/A18
P3[19]/A19
P3[20]/A20
P3[21]/A21
P3[22]/A22
P3[23]/A23/
XCLK
48
[7]
47
[7]
46
[7]
45
[7]
44
[7]
41
[7]
40
[7]
N5
[7]
M5
[7]
L5
[7]
K5
[7]
N4
[7]
K4
[7]
N3
[7]
O
O
O
O
O
O
I/O
O
O
A17 —
External memory address line 17.
A18 —
External memory address line 18.
A19 —
External memory address line 19.
A20 —
External memory address line 20.
A21 —
External memory address line 21.
A22 —
External memory address line 22.
A23 —
External memory address line 23.
XCLK —
Clock output.
CS3 —
LOW-active Chip Select 3 signal.
(Bank 3 addresses range 0x8300 0000 to 0x83FF FFFF)
CS2 —
LOW-active Chip Select 2 signal.
(Bank 2 addresses range 0x8200 0000 to 0x82FF FFFF)
CS1 —
LOW-active Chip Select 1 signal.
(Bank 1 addresses range 0x8100 0000 to 0x81FF FFFF)
WE —
LOW-active Write enable signal.
BLS3 —
LOW-active Byte Lane Select signal (Bank 3).
AIN7 —
ADC, input 7. This analog input is always connected
to its pin.
BLS2 —
LOW-active Byte Lane Select signal (Bank 2).
AIN6 —
ADC, input 6. This analog input is always connected
to its pin.
BLS1 —
LOW-active Byte Lane Select signal (Bank 1).
BLS0 —
LOW-active Byte Lane Select signal (Bank 0).
TD1:
CAN1 transmitter output.
External Reset input:
A LOW on this pin resets the device,
causing I/O ports and peripherals to take on their default
states, and processor execution to begin at address 0. TTL
with hysteresis, 5 V tolerant.
Input to the oscillator circuit and internal clock generator
circuits.
Output from the oscillator amplifier.
Ground:
0 V reference.
P3[24]/CS3
36
[7]
M2
[7]
P3[25]/CS2
35
[7]
M1
[7]
O
P3[26]/CS1
30
[7]
K2
[7]
O
P3[27]/WE
P3[28]/BLS3/
AIN7
29
[7]
28
[6]
K1
[7]
J4
[6]
O
O
I
P3[29]/BLS2/
AIN6
27
[6]
J3
[6]
O
I
P3[30]/BLS1
P3[31]/BLS0
TD1
RESET
97
[7]
96
[7]
22
[7]
135
[8]
E13
[7]
F10
[7]
H2
[7]
C5
[8]
O
O
O
I
XTAL1
142
[9]
C3
[9]
I
XTAL2
V
SS
141
[9]
3, 9, 26, 38,
54, 67, 79,
93, 103, 107,
111, 128
B3
[9]
C2, E4, J2,
N2, N7, L10,
K12, F13,
D11, B13,
B11, D7
C4
O
I
V
SSA
139
I
Analog ground:
0 V reference. This should nominally be the
same voltage as V
SS
, but should be isolated to minimize noise
and error.
PLL analog ground:
0 V reference. This should nominally be
the same voltage as V
SS
, but should be isolated to minimize
noise and error.
1.8 V core power supply:
This is the power supply voltage
for internal circuitry.
V
SSA(PLL)
138
B4
I
V
DD(1V8)
37, 110
N1, A12
I
Table 4.
Symbol
Pin description
…continued
Pin (LQFP)
Pin
(TFBGA)
[1]
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LPC2292FET144 | 16-32-bit ARM microcontrollers; 256 kB ISP-IAP flash with CAN, 10-bit ADC and external memory interface |
| LPC2294HBD144 | 16-32-bit ARM microcontrollers; 256 kB ISP-IAP flash with CAN, 10-bit ADC and external memory interface |
| LPC2361FBD100 | Single-chip 16-bit-32-bit MCU; up to 128 kB flash with ISP-IAP, Ethernet, USB 2.0 device-host-OTG, CAN, and 10-bit ADC-DAC |
| LPC2362FBD100 | Single-chip 16-bit-32-bit MCU; up to 128 kB flash with ISP-IAP, Ethernet, USB 2.0 device-host-OTG, CAN, and 10-bit ADC-DAC |
| LPC2364FBD100 | ARM7 with 128 kB flash, 34 kB SRAM, Ethernet, USB 2.0 Device, CAN, and 10-bit ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LPC2292FBD144,551 | 功能描述:ARM微控制器 - MCU PREF PART LPC2292FBD144/01-S RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
| LPC2292FBD144/00 | 制造商:NXP Semiconductors 功能描述:16/32BIT ARM7 MCU 256K FLASH SMD |
| LPC2292FBD144/01 | 制造商:NXP Semiconductors 功能描述:16/32BIT ARM7 MCU 256K FLASH LQFP144 制造商:NXP Semiconductors 功能描述:16/32BIT ARM7 MCU, 256K FLASH, LQFP144 |
| LPC2292FBD144/01,5 | 功能描述:ARM微控制器 - MCU ARM7 256KF/16KR/2CAN RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
| LPC2292FBD144/01,551 | 制造商:NXP Semiconductors 功能描述:LPC2292FBD144/01,551 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。