- 您現(xiàn)在的位置：買賣IC網 > PDF目錄385496 > LPC2104FBD48 (NXP Semiconductors N.V.) Single-chip 32-bit microcontrollers; 128 kB ISP-IAP flash with 16-32-64 kB RAM PDF資料下載
參數資料
| 型號： | LPC2104FBD48 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 數學處理器 |
| 英文描述： | Single-chip 32-bit microcontrollers; 128 kB ISP-IAP flash with 16-32-64 kB RAM |
| 封裝： | LPC2104FBD48/01<SOT313|<<<1<Always Pb-free,;LPC2105FBD48/01<SOT313|<<<1<Always Pb-free,;LPC2106FBD48/01<SOT313-2 (LQFP48)|<<http://www.nxp.com/packages/SOT313 |
| 文件頁數： | 9/41頁 |
| 文件大小： | 188K |
| 代理商： | LPC2104FBD48 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
LPC2104_2105_2106_7
NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 07 — 20 June 2008
9 of 41
NXP Semiconductors
LPC2104/2105/2106
Single-chip 32-bit microcontrollers
[1]
5 V tolerant pad providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control.
[2]
Open-drain 5 V tolerant digital I/O pad, compatible with I
2
C-bus 400 kHz specification. It requires external pull-up to provide an output
functionality. Open-drain configuration applies to all functions on this pin.
[3]
SSP interface available on LPC2104/2105/2106/01 only.
[4]
5 V tolerant pad with built-in pull-up resistor providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control.
The pull-up resistor’s value ranges from 60 k
to 300 k
.
[5]
5 V tolerant pad providing digital input (with TTL levels and hysteresis) function only.
P0.26/TRACESYNC
39
[4]
I/O
O
I/O
O
I
I/O
O
I
I/O
O
I
P0.26 —
Port 0 bit 26.
TRACESYNC —
Trace Synchronization Standard I/O port with internal pull-up.
P0.27 —
Port 0 bit 27.
TRACEPKT0 —
Trace Packet, bit 0. Standard I/O port with internal pull-up.
TRST —
Test Reset for JTAG interface, secondary JTAG pin group.
P0.28 —
Port 0 bit 28.
TRACEPKT1 —
Trace Packet, bit 1. Standard I/O port with internal pull-up.
TMS —
Test Mode Select for JTAG interface, secondary JTAG pin group.
P0.29 —
Port 0 bit 29.
TRACEPKT2 —
Trace Packet, bit 2. Standard I/O port with internal pull-up.
TCK —
Test Clock for JTAG interface, secondary JTAG pin group. This clock
must be slower than 1/6 of the CPU clock (CCLK) for the JTAG interface to
operate.
P0.30 —
Port 0 bit 30.
TRACEPKT3 —
Trace Packet, bit 3. Standard I/O port with internal pull-up.
TDI —
Test Data In for JTAG interface, secondary JTAG pin group.
P0.31 —
Port 0 bit 31.
EXTIN0 —
External Trigger Input. Standard I/O port with internal pull-up.
TDO —
Test Data out for JTAG interface, secondary JTAG pin group.
Returned Test Clock output: Extra signal added to the JTAG port. Assists
debugger synchronization when processor frequency varies. Also used during
debug mode entry to select primary or secondary JTAG pins with the 48-pin
package. Bidirectional pin with internal pull-up.
Debug Select: When LOW, the part operates normally. When HIGH, debug
mode is entered. Input pin with internal pull-down.
external reset input; a LOW on this pin resets the device, causing I/O ports and
peripherals to take on their default states, and processor execution to begin at
address 0. TTL with hysteresis, 5 V tolerant.
input to the oscillator circuit and internal clock generator circuits.
output from the oscillator amplifier.
ground: 0 V reference.
P0.27/TRACEPKT0/
TRST
8
[4]
P0.28/TRACEPKT1/
TMS
9
[4]
P0.29/TRACEPKT2/
TCK
10
[4]
P0.30/TRACEPKT3/
TDI
15
[4]
I/O
O
I
I/O
I
O
I/O
P0.31/EXTIN0/TDO
16
[4]
RTCK
26
[4]
DBGSEL
27
I
RESET
6
[5]
I
XTAL1
XTAL2
V
SS
11
12
7, 19,
31, 43
5
17, 40
4, 20,
25, 42
I
O
I
V
DD(1V8)
V
DD(3V3)
n.c.
I
I
-
1.8 V core power supply; this is the power supply voltage for internal circuitry.
3.3 V pad power supply; this is the power supply voltage for the I/O ports.
not connected; these pins are not connected in the 48-pin package.
Table 3.
Symbol
Pin description
…continued
Pin
Type
Description
相關PDF資料 |
PDF描述 |
|---|---|
| LPC2105FBD48 | Single-chip 32-bit microcontrollers; 128 kB ISP-IAP flash with 16-32-64 kB RAM |
| LPC2106FBD48 | Single-chip 32-bit microcontrollers; 128 kB ISP-IAP flash with 16-32-64 kB RAM |
| LPC2106FHN48 | Single-chip 32-bit microcontrollers; 128 kB ISP-IAP flash with 16-32-64 kB RAM |
| LPC2109FBD64 | Single-chip 16-32-bit microcontrollers; 64-128-256 kB ISP-IAP flash with 10-bit ADC and CAN |
| LPC2119FBD64 | Single-chip 16-32-bit microcontrollers; 64-128-256 kB ISP-IAP flash with 10-bit ADC and CAN |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LPC2104FBD48/00 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single-chip 32-bit microcontrollers; 128 kB ISP/IAP flash with 16/32/64 kB RAM |
| LPC2104FBD48/01 | 制造商:NXP Semiconductors 功能描述:MCU, 16BIT/32BIT, 60MHZ, LQFP-48 制造商:NXP Semiconductors 功能描述:MCU, 16BIT/32BIT, 60MHZ, LQFP-48, Controller Family/Series:LPC2100, Core Size:16 制造商:NXP Semiconductors 功能描述:MCU, 16BIT/32BIT, 60MHZ, LQFP-48, Controller Family/Series:LPC2100, Core Size:16bit / 32bit, No. of I/O's:32, Supply Voltage Min:1.65V, Supply Voltage Max:1.95V, Digital IC Case Style:LQFP, No. of Pins:48, Program Memory Size:128KB, |
| LPC2104FBD48/01,15 | 功能描述:ARM微控制器 - MCU 128K FL/16K RAM/2 UART/I2C/SPI RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數據總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數據 RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT |
| LPC2104FBD48/0115 | 制造商:NXP Semiconductors 功能描述:LPC2104FBD48/LQFP48/TRAYB//01 |
| LPC2105 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single-chip 32-bit microcontrollers; 128 kB ISP/IAP Flash with 64 kB/32 kB/16 kB RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。