- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄12057 > LPC2104BBD48,151 (NXP Semiconductors)IC ARM7 MCU FLASH 128K 48-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | LPC2104BBD48,151 |
| 廠商： | NXP Semiconductors |
| 文件頁(yè)數(shù)： | 41/41頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ARM7 MCU FLASH 128K 48-LQFP |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 系列： | LPC2100 |
| 核心處理器： | ARM7 |
| 芯體尺寸： | 16/32-位 |
| 速度： | 60MHz |
| 連通性： | I²C，Microwire，SPI，SSI，SSP，UART/USART |
| 外圍設(shè)備： | POR，PWM，WDT |
| 輸入/輸出數(shù)： | 32 |
| 程序存儲(chǔ)器容量： | 128KB（128K x 8） |
| 程序存儲(chǔ)器類(lèi)型： | 閃存 |
| RAM 容量： | 16K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 1.65 V ~ 3.6 V |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 48-LQFP |
| 包裝： | 托盤(pán) |
| 配用： | 568-1756-ND - BOARD EVAL FOR LPC210X ARM MCU |
| 其它名稱(chēng)： | 568-1220 935273746151 LPC2104BBD48-S |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)當(dāng)前第41頁(yè)
LPC2104_2105_2106_7
NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 07 — 20 June 2008
9 of 41
NXP Semiconductors
LPC2104/2105/2106
Single-chip 32-bit microcontrollers
[1]
5 V tolerant pad providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control.
[2]
Open-drain 5 V tolerant digital I/O pad, compatible with I2C-bus 400 kHz specication. It requires external pull-up to provide an output
functionality. Open-drain conguration applies to all functions on this pin.
[3]
SSP interface available on LPC2104/2105/2106/01 only.
[4]
5 V tolerant pad with built-in pull-up resistor providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control.
The pull-up resistor’s value ranges from 60 k
to 300 k.
[5]
5 V tolerant pad providing digital input (with TTL levels and hysteresis) function only.
P0.26/TRACESYNC
39[4]
I/O
P0.26 — Port 0 bit 26.
O
TRACESYNC — Trace Synchronization Standard I/O port with internal pull-up.
P0.27/TRACEPKT0/
TRST
I/O
P0.27 — Port 0 bit 27.
O
TRACEPKT0 — Trace Packet, bit 0. Standard I/O port with internal pull-up.
I
TRST — Test Reset for JTAG interface, secondary JTAG pin group.
P0.28/TRACEPKT1/
TMS
I/O
P0.28 — Port 0 bit 28.
O
TRACEPKT1 — Trace Packet, bit 1. Standard I/O port with internal pull-up.
I
TMS — Test Mode Select for JTAG interface, secondary JTAG pin group.
P0.29/TRACEPKT2/
TCK
10[4]
I/O
P0.29 — Port 0 bit 29.
O
TRACEPKT2 — Trace Packet, bit 2. Standard I/O port with internal pull-up.
I
TCK — Test Clock for JTAG interface, secondary JTAG pin group. This clock
must be slower than 1/6 of the CPU clock (CCLK) for the JTAG interface to
operate.
P0.30/TRACEPKT3/
TDI
15[4]
I/O
P0.30 — Port 0 bit 30.
O
TRACEPKT3 — Trace Packet, bit 3. Standard I/O port with internal pull-up.
I
TDI — Test Data In for JTAG interface, secondary JTAG pin group.
P0.31/EXTIN0/TDO
16[4]
I/O
P0.31 — Port 0 bit 31.
I
EXTIN0 — External Trigger Input. Standard I/O port with internal pull-up.
O
TDO — Test Data out for JTAG interface, secondary JTAG pin group.
RTCK
26[4]
I/O
Returned Test Clock output: Extra signal added to the JTAG port. Assists
debugger synchronization when processor frequency varies. Also used during
debug mode entry to select primary or secondary JTAG pins with the 48-pin
package. Bidirectional pin with internal pull-up.
DBGSEL
27
I
Debug Select: When LOW, the part operates normally. When HIGH, debug
mode is entered. Input pin with internal pull-down.
RESET
I
external reset input; a LOW on this pin resets the device, causing I/O ports and
peripherals to take on their default states, and processor execution to begin at
address 0. TTL with hysteresis, 5 V tolerant.
XTAL1
11
I
input to the oscillator circuit and internal clock generator circuits.
XTAL2
12
O
output from the oscillator amplier.
VSS
7, 19,
31, 43
I
ground: 0 V reference.
VDD(1V8)
5
I
1.8 V core power supply; this is the power supply voltage for internal circuitry.
VDD(3V3)
17, 40
I
3.3 V pad power supply; this is the power supply voltage for the I/O ports.
n.c.
4, 20,
25, 42
-
not connected; these pins are not connected in the 48-pin package.
Table 3.
Pin description …continued
Symbol
Pin
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-J4D-IY-F1 | CONVERTER MOD DC/DC 85V 50W |
| VI-J4B-IY-F4 | CONVERTER MOD DC/DC 95V 50W |
| VE-J4P-IX-B1 | CONVERTER MOD DC/DC 13.8V 75W |
| 1-406185-1 | CONN 110 CONNECT FACEPLATE 4PORT |
| VE-J4V-IX-B1 | CONVERTER MOD DC/DC 5.8V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LPC2104FBD48/00 | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Single-chip 32-bit microcontrollers; 128 kB ISP/IAP flash with 16/32/64 kB RAM |
| LPC2104FBD48/01 | 制造商:NXP Semiconductors 功能描述:MCU, 16BIT/32BIT, 60MHZ, LQFP-48 制造商:NXP Semiconductors 功能描述:MCU, 16BIT/32BIT, 60MHZ, LQFP-48, Controller Family/Series:LPC2100, Core Size:16 制造商:NXP Semiconductors 功能描述:MCU, 16BIT/32BIT, 60MHZ, LQFP-48, Controller Family/Series:LPC2100, Core Size:16bit / 32bit, No. of I/O's:32, Supply Voltage Min:1.65V, Supply Voltage Max:1.95V, Digital IC Case Style:LQFP, No. of Pins:48, Program Memory Size:128KB, |
| LPC2104FBD48/01,15 | 功能描述:ARM微控制器 - MCU 128K FL/16K RAM/2 UART/I2C/SPI RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
| LPC2104FBD48/0115 | 制造商:NXP Semiconductors 功能描述:LPC2104FBD48/LQFP48/TRAYB//01 |
| LPC2105 | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Single-chip 32-bit microcontrollers; 128 kB ISP/IAP Flash with 64 kB/32 kB/16 kB RAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。