- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384606 > LP5551SQ (NATIONAL SEMICONDUCTOR CORP) PowerWise⑩ Technology Compliant Energy Management Unit PDF資料下載
參數(shù)資料
| 型號： | LP5551SQ |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 模擬信號調(diào)理 |
| 英文描述： | PowerWise⑩ Technology Compliant Energy Management Unit |
| 中文描述： | SPECIALTY ANALOG CIRCUIT, QCC36 |
| 封裝： | LLP-36 |
| 文件頁數(shù)： | 11/32頁 |
| 文件大?。?/td> | 3081K |
| 代理商： | LP5551SQ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Note 4:
For detailed soldering specifications and information, please refer to National Semiconductor Application Note 1187: Leadless Leadframe Package (LLP)
(AN-1187).
Note 5:
In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be
derated. Maximum ambient temperature (TA-MAX) is dependent on the maximum operating junction temperature (TJ-MAX-OP = 125°C), the maximum power
dissipation of the device in the application (PD-MAX), and the junction-to ambient thermal resistance of the part/package in the application (
θ
JA
), as given by the
following equation: TA-MAX = TJ-MAX-OP – (
θ
JA × PD-MAX).
Note 6:
Junction-to-ambient thermal resistance (
θ
JA) is taken from a thermal modeling result, performed under the conditions and guidelines set forth in the
JEDEC standard JESD51-7. The test board is a 4-layer FR-4 board measuring 102mm x 76mm x 1.6mm with a 2x1 array of thermal vias. The ground plane on
the board is 50mm x 50mm. Thickness of copper layers are 36μm/18μm/18μm/36μm (1.5oz/1oz/1oz/1.5oz). Ambient temperature in simulation is 22°C, still air.
Power dissipation is 1W.
Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special
care must be paid to thermal dissipation issues in board design.
The value of
θ
of this product can vary significantly, depending on PCB material, layout, and environmental conditions. In applications where high maximum
power dissipation exists (high VIN, high IOUT), special care must be paid to thermal dissipation issues. For more information on these topics, please refer to
Application Note 1187: Leadless Leadframe Package (LLP) and the Power Efficiency and Power Dissipation section of this datasheet.
Note 7:
All limits are guaranteed by design, test and/or statistical analysis. All electrical characteristics having room-temperature limits are tested during production
with TJ = 25C. All hot and cold limits are guaranteed by correlating the electrical characteristics to process and temperature variations and applying statistical
process control.
Note 8:
Capacitors: Low-ESR Surface-Mount Ceramic Capacitors are (MLCCs) used in setting electrical characteristics
Note 9:
Guaranteed by design.
Note 10:
Dropout voltage is the input-to-output voltage difference at which the output voltage is 100mV below its nominal value. This specification does not apply
in cases it implies operation with an input voltage below the 2.7V minimum appearing under Operating Ratings. For example, this specification does not apply
for devices having 1.5V outputs because the specification would imply operation with an input voltage at or about 1.5V
Note 11:
Quiescent current for LDO1, LDO2, LDO3, and LDO4 do not include shared functional blocks such as the bandgap reference.
Note 12:
The output voltage is guaranteed not to drop more than 15 mV (V
OUT
< V
OUT(NOM)
- 15 mV) while sinking the specified current.
11
www.national.com
L
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LP5551SQX | PowerWise⑩ Technology Compliant Energy Management Unit |
| LPBC4-3 | POWR-BLOKS Distribution/Splicer Blocks and Covers |
| LPBC5-1 | POWR-BLOKS Distribution/Splicer Blocks and Covers |
| LPBC5-2 | POWR-BLOKS Distribution/Splicer Blocks and Covers |
| LPBC5-3 | POWR-BLOKS Distribution/Splicer Blocks and Covers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LP5551SQ/NOPB | 功能描述:PMIC 解決方案 RoHS:否 制造商:Texas Instruments 安裝風格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
| LP5551SQEV | 功能描述:電源管理IC開發(fā)工具 LP5551SQ EVAL BRD RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V |
| LP5551SQX | 功能描述:PMIC 解決方案 RoHS:否 制造商:Texas Instruments 安裝風格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
| LP5551SQX/NOPB | 功能描述:PMIC 解決方案 RoHS:否 制造商:Texas Instruments 安裝風格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
| LP5552 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PWI 2.0 and PowerWise Technology Compliant Energy Management Unit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。