- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385495 > LP5526TLX (NATIONAL SEMICONDUCTOR CORP) 4 Mbit Uniform Sector, Serial Flash Memory PDF資料下載
參數(shù)資料
| 型號： | LP5526TLX |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 顯示驅動器 |
| 英文描述： | 4 Mbit Uniform Sector, Serial Flash Memory |
| 中文描述： | LED DISPLAY DRIVER, PBGA25 |
| 封裝： | 2.54 X 2.54 MM, 0.60 MM HEIGHT, 0.50 MM PITCH, BGA-25 |
| 文件頁數(shù)： | 23/33頁 |
| 文件大?。?/td> | 1150K |
| 代理商： | LP5526TLX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
I
2
C Compatible Interface
I
2
C SIGNALS
The SCL pin is used for the I
2
C clock and the SDA pin is
used for bidirectional data transfer. Both these signals need
a pull-up resistor according to I
2
C specification.
I
2
C DATA VALIDITY
The data on SDA line must be stable during the HIGH period
of the clock signal (SCL). In other words, state of the data
line can only be changed when CLK is LOW.
20179749
I
2
C Signals: Data Validity
I
2
C START AND STOP CONDITIONS
START and STOP bits classify the beginning and the end of
the I
2
C session. START condition is defined as SDA signal
transitioning from HIGH to LOW while SCL line is HIGH.
STOP condition is defined as the SDA transitioning from
LOW to HIGH while SCL is HIGH. The I
2
C master always
generates START and STOP bits. The I
2
C bus is considered
to be busy after START condition and free after STOP con-
dition. During data transmission, I
2
C master can generate
repeated START conditions. First START and repeated
START conditions are equivalent, function-wise.
20179750
I
2
C Start and Stop Conditions
TRANSFERRING DATA
Every byte put on the SDA line must be eight bits long, with
the most significant bit (MSB) being transferred first. Each
byte of data has to be followed by an acknowledge bit. The
acknowledge related clock pulse is generated by the master.
The transmitter releases the SDA line (HIGH) during the
acknowledge clock pulse. The receiver must pull down the
SDA line during the 9
th
clock pulse, signifying an acknowl-
edge. A receiver which has been addressed must generate
an acknowledge after each byte has been received.
After the START condition, the I
2
C master sends a chip
address. This address is seven bits long followed by an
eighth bit which is a data direction bit (R/W). The LP5526
address is 59H (101 1001b). For the eighth bit, a “0” indi-
cates a WRITE and a “1” indicates a READ. This means that
the first byte is B2H for WRITE and B3H for READ. The
second byte selects the register to which the data will be
written. The third byte contains data to write to the selected
register.
20179751
I
2
C Chip Address
Register changes take an effect at the SCL rising edge
during the last ACK from slave.
L
www.national.com
23
相關PDF資料 |
PDF描述 |
|---|---|
| LP5550 | PowerWise Technology Compliant Energy Management Unit |
| LP5550SQ | PowerWise Technology Compliant Energy Management Unit |
| LP5550SQX | PowerWise Technology Compliant Energy Management Unit |
| LP5552 | PWI 2.0 and PowerWise⑩ Technology Compliant Energy Management Unit |
| LP5951MF-1.3 | Micropower, 150mA Low-Dropout CMOS Voltage Regulator |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LP5526TLX/NOPB | 功能描述:LED照明驅動器 RoHS:否 制造商:STMicroelectronics 輸入電壓:11.5 V to 23 V 工作頻率: 最大電源電流:1.7 mA 輸出電流: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:SO-16N |
| LP5527 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Tiny LED Driver for Camera Flash and 4 LEDs with I2C Programmability, Connectivity Test and Audio Synchronization |
| LP55271 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Tiny LED Driver for Camera Flash and 4 LEDs with I2C Programmability, Connectivity Test and Audio Synchronization |
| LP55271TL | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Tiny LED Driver for Camera Flash and 4 LEDs with I2C Programmability, Connectivity Test and Audio Synchronization |
| LP55271TL/NOPB | 功能描述:LED照明驅動器 RoHS:否 制造商:STMicroelectronics 輸入電壓:11.5 V to 23 V 工作頻率: 最大電源電流:1.7 mA 輸出電流: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:SO-16N |
發(fā)布緊急采購，3分鐘左右您將得到回復。