- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄44293 > LMZ2540-9PD2HF 2-OUTPUT 50 W AC-DC REG PWR SUPPLY MODULE PDF資料下載
參數(shù)資料
| 型號： | LMZ2540-9PD2HF |
| 元件分類： | 電源模塊 |
| 英文描述： | 2-OUTPUT 50 W AC-DC REG PWR SUPPLY MODULE |
| 封裝： | METAL, CASE M02, MODULE |
| 文件頁數(shù)： | 16/25頁 |
| 文件大小： | 569K |
| 代理商： | LMZ2540-9PD2HF |
Cassette Style
DC-DC Converters
M Series
Edition 01/01.2001
23/25
V ACFAIL Signal (VME)
Available for units with
Uo1 = 5.1 V. This option defines an
undervoltage monitoring circuit for the input or the input and
main output voltage equivalent to option D and generates
the ACFAIL signal (V signal) which conforms to the VME
standard. The low state level of the ACFAIL signal is speci-
fied at a sink current of
IV = 48 mA to UV
≤ 0.6 V (open-col-
lector output of a NPN transistor). The pull-up resistor feed-
ing the open-collector output should be placed on the VME
backplane.
After the ACFAIL signal has gone low, the VME standard
requires a hold-up time
th of at least 4 ms before the 5.1 V
output drops to 4.875 V when the 5.1 V output is fully
loaded. This hold-up time
th is provided by the internal input
capacitance. Consequently the working input voltage and
the threshold level
Uti should be adequately above the mini-
mum input voltage
Uimin of the converter so that enough
energy is remaining in the input capacitance. If the input
voltage is below the required level, an external hold-up ca-
pacitor (
Ci ext) should be added.
Formula for threshold level for desired value of
th:
2
Po (th + 0.3 ms) 100
Uti =
––––––––––––––––––––– +
Ui min2
Ci min
η
V output (V0, V2, V3):
Connector pin V is internally connected to the open collec-
tor of a NPN transistor. The emitter is connected to the
negative potential of output 1.
UV
≤ 0.6 V (logic low) corre-
sponds to a monitored voltage level (
Ui and/or Uo1) < Ut.
The current
IV through the open collector should not exceed
50 mA. The NPN output is not protected against external
overvoltages.
UV should not exceed 80 V.
Ui, Uo1 status
V output,
UV
Ui or Uo1 < Ut
low, L,
UV ≤ 0.6 V at IV = 50 mA
Ui and Uo1 > Ut + Uh
high, H,
I V ≤ 25 A at UV = 5.1 V
Vo1+
Vo1–
V
UV
IV
Rp
Input
11009
voltage(s) exceed(s)
Ut + Uh. The threshold level Ut is either
adjustable by a potentiometer, accessible through a hole in
the front cover, or is factory adjusted to a determined cus-
tomer specified value.
Versions V0, V2 and V3 are available as shown below.
Option V operates independently of the built-in input under-
voltage lock-out circuit. A logic "low" signal is generated at
pin 5 as soon as one of the monitored voltages drops below
the preselected threshold level
Ut. The return for this signal
is Vo1– (pin 23). The V output recovers when the monitored
Table 22: Undervoltage monitor functions
V output
Monitoring
Minimum adjustment range
Typical hysteresis
Uh [% of Ut]
(VME compatible)
of threshold level
Ut
for
Ut min...Ut max
Ui
Uo1
Uti
Uto
Uhi
Uho
V2
yes
no
Ui min...Ui max 1
–
3.0...0.5
-
V3
yes
Ui min...Ui max 1
0.95...0.98
Uo1 2
3.0...0.5
"0"
V0
yes
no
Ui min...Ui max 3 4
-
2.2...0.4
-
yes
Ui min...Ui max 3 4
0.95...0.98
Uo1 2
2.2...0.4
"0"
1 Threshold level adjustable by potentiometer (not recommended for mobile applications). 2 Fixed value between 95% and 98% of Uo1
(tracking), output undervoltage monitoring is not a requirement of VME standard. 3 Adjusted at
Io nom.
4 Fixed value, resistor-adjusted (
±2% at 25°C) acc. to customer's specifications; individual type number is determined by Power-One.
Table 21: Available internal input capacitance and factory potentiometer setting of Ut i with resulting hold-up time
Types
AM
BM
CM/CMZ
DM/DMZ
EM
FM
LM/LMZ
Unit
Ci min
2.6
0.67
0.37
0.14
0.37
0.14
mF
Ut i
9.5
19.5
39
61
104
39
120
V DC
th
0.34
0.69
1.92
1.73
6.69
2.92
8.18
ms
Fig. 25
Output configuration of options V0, V2 and V3
Formula for additional external input capacitor
2
Po (th + 0.3 ms) 100
Ci ext = ––––––––––––––––––––– – Ci min
η (U
ti
2 – Ui min2)
where as:
Ci min = minimum internal input capacitance [mF], accord-
ing to the table below
Ci ext = external input capacitance [mF]
Po
= output power [W]
η
= efficiency [%]
th
= hold-up time [ms]
Ui min = minimum input voltage [V]
Uti
= threshold level [V]
Remarks: The threshold level
Uti of option V2 and V3 is ad-
justed during manufacture to a value according to the table
below. A decoupling diode should be connected in series
with the input of AM, BM, CM, DM and FM converters to
avoid the input capacitance discharging through other
loads connected to the same source voltage. If LM or LMZ
units are AC powered, an external input capacitor cannot
be applied unless an additional rectifier is provided.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMZ2540-9PD3HF | 2-OUTPUT 50 W AC-DC REG PWR SUPPLY MODULE |
| LMZ2540-9PD7AF | 2-OUTPUT 50 W AC-DC REG PWR SUPPLY MODULE |
| LMZ3020-7EPV3 | 3-OUTPUT 50 W AC-DC REG PWR SUPPLY MODULE |
| LMZ3020-7PD0AH | 3-OUTPUT 50 W AC-DC REG PWR SUPPLY MODULE |
| LMZ3020-7PD2 | 3-OUTPUT 50 W AC-DC REG PWR SUPPLY MODULE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMZ3020-7 | 制造商:POWER-ONE 制造商全稱:Power-One 功能描述:50 Watt AC-DC Converters |
| LMZ3040-7 | 制造商:POWER-ONE 制造商全稱:Power-One 功能描述:50 Watt AC-DC Converters |
| LMZ30602 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2A SIMPLE SWITCHER Power Module with 2.95V-6V Input in QFN Package |
| LMZ30602EVM-002 | 制造商:Texas Instruments 功能描述:LMZ30602EVM-002 - Boxed Product (Development Kits) 制造商:Texas Instruments 功能描述:EVAL BOARD FOR LMZ30602 制造商:Texas Instruments 功能描述:EVAL BOARD, LMZ30602 BUCK CONVERTER 制造商:Texas Instruments 功能描述:Power Management IC Development Tools LMZ30602EVM-002 制造商:Texas Instruments 功能描述:EVAL BOARD, LMZ30602 BUCK CONVERTER, Silicon Manufacturer:Texas Instruments, Silicon Core Number:LMZ30602, Kit Application Type:Power Management - Voltage Regulator, Application Sub Type:Synchronous Buck Converter |
| LMZ30602RKGR | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2A SIMPLE SWITCHER Power Module with 2.95V-6V Input in QFN Package |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。