
TABLE 11. Audio Path Configuration
Audio setting
Interface
Format
AAI Bit Clock
AAI Frame Clock
AAI Frame Sync
Pulse Length
14 Bits
OKI
MSM7717
OKI
MSM7717
Winbond
W681310
Winbond
W681360
PCM slave
(Note 24)
Advanced audio interface
8-bit log PCM
(a-law only)
8-bit log PCM
(a-law only)
8-bit log PCM
A-law and u-law
13-bit linear
480 kHz
8 kHz
Advanced audio interface
520 kHz
8 kHz
14 Bits
Advanced audio interface
520 kHz
8 kHz
14 Bits
Advanced audio interface
520 kHz
8 kHz
13 Bits
Advanced audio interface
8/16 bits
128 - 1024 kHz
8 kHz
8/16 Bits
Note 24:
In PCM slave mode, parameters are stored in NVS. Bit clock and frame clock must be generated by the host interface.
PCM slave configuration example:
PCM slave uses the slot
0, 1 slot per frame, 16 bit linear mode, long frame sync, normal
frame sync. In this case, 0x03E0 should be stored in NVS.
See “LMX9838 Software Users Guide” for more details.
11.4 AUXILIARY PORTS
11.4.1 RESET#
The RESET# is active low and will put radio and baseband
into reset.
11.4.2 General Purpose I/Os
The LMX9838 offers 3 pins which either can be used as indi-
cation and configuration pins or can be used for General
Purpose functionality. The selection is made out of settings
derived out of the power up sequence.
In General Purpose configuration the pins are controlled hard-
ware specific commands giving the ability to set the direction,
set them to high or low or enable a weak pull-up.
In alternate function the pins have pre-defined indication func-
tionality. Please see
Table 12
for a description on the alter-
nate indication functionality.
TABLE 12. Alternate GPIO Pin Configuration
Pin
OP4/PG4
Operation Mode pin to configure
Transport Layer settings during boot-up
PG6
GPIO - Link Status indication
PG7
RF Traffic indication
Description
12.0 Digital Smart Radio
12.1 FUNCTIONAL DESCRIPTION
The integrated Digital Smart Radio utilizes a heterodyne re-
ceiver architecture with a low intermediate frequency (2 MHz)
such that the intermediate frequency filters can be integrated
on chip. The receiver consists of a low-noise amplifier (LNA)
followed by two mixers. The intermediate frequency signal
processing blocks consist of a poly-phase bandpass filter
(BPF), two hard-limiters (LIM), a frequency discriminator
(DET), and a post-detection filter (PDF). The received signal
level is detected by a received signal strength indicator
(RSSI).
The received frequency equals the local oscillator frequency
(fLO) plus the intermediate frequency (fIF):
fRF = fLO + fIF (supradyne).
The radio includes a synthesizer consisting of a phase de-
tector, a charge pump, an (off-chip) loop-filter, an RF-fre-
quency divider, and a voltage controlled oscillator (VCO).
The transmitter utilizes IQ-modulation with bit-stream data
that is gaussian filtered. Other blocks included in the trans-
mitter are a VCO buffer and a power amplifier (PA).
12.2 RECEIVER FRONT-END
The receiver front-end consists of a low-noise amplifier (LNA)
followed by two mixers and two low-pass filters for the I- and
Q-channels.
The intermediate frequency (IF) part of the receiver front-end
consists of two IF amplifiers that receive input signals from
the mixers, delivering balanced I- and Q-signals to the poly-
phase bandpass filter. The poly-phase bandpass filter is di-
rectly followed by two hard-limiters that together generate an
AD-converted RSSI signal.
12.2.1 Poly-Phase Bandpass Filter
The purpose of the IF bandpass filter is to reject noise and
spurious (mainly adjacent channel) interference that would
otherwise enter the hard limiting stage. In addition, it takes
care of the image rejection.
The bandpass filter uses both the I- and Q-signals from the
mixers. The out-of-band suppression should be higher than
40 dB (f<1 MHz, f>3 MHz). The bandpass filter is tuned over
process spread and temperature variations by the autotuner
circuitry. A 5th order Butterworth filter is used.
12.2.2 Hard-Limiter and RSSI
The I- and Q-outputs of the bandpass filter are each followed
by a hard-limiter. The hard-limiter has its own reference cur-
rent. The RSSI (Received Signal Strength Indicator) mea-
sures the level of the RF input signal.
The RSSI is generated by piece-wise linear approximation of
the level of the RF signal. The RSSI has a mV/dB scale, and
an analog-to-digital converter for processing by the baseband
circuit. The input RF power is converted to a 5-bit value. The
RSSI value is then proportional to the input power (in dBm).
The digital output from the ADC is sampled on the BPKTCTL
signal low-to-high transition.
www.national.com
10
L