- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358887 > LMX2505LQ1321 (NATIONAL SEMICONDUCTOR CORP) PLLatinu Dual Frequency Synthesizer System with Integrated VCOs PDF資料下載
參數(shù)資料
| 型號： | LMX2505LQ1321 |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | PLLatinu Dual Frequency Synthesizer System with Integrated VCOs |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 26 MHz, QCC28 |
| 封裝： | 5 X 5 MM, 0.75 MM HEIGHT, LLP-28 |
| 文件頁數(shù)： | 6/16頁 |
| 文件大?。?/td> | 231K |
| 代理商： | LMX2505LQ1321 |
Electrical Characteristics
(V
IN
= 2.8 V, refer to Typical Application Circuit; Limits in standard typeface are for
T
A
= 25 C; Limits in
boldface
type apply over the operating temperature range from -20 C
≤
T
A
≤
75 C unless otherwise
noted.) (Continued)
Symbol
DIGITAL INTERFACE (DATA, CLK, LE, LD, CE, BS)
V
IH
High-Level Input Voltage
Parameter
Condition
Min
Typ
Max
Units
0.8 V
CC
0.8 V
DD
-0.3
-0.3
-10
-10
V
CC
V
DD
0.2 V
CC
0.2 V
DD
10
10
V
V
V
V
μA
μA
pF
ns
V
V
V
pF
V
IL
Low-Level Input Voltage
I
IH
I
IL
High-Level Input Current
Low-Level Input Current
Input Capacitance
Rise/Fall Time
High-Level Output Voltage
3
30
V
OH
V
CC
- 0.4
V
DD
- 0.4
V
OL
Low-Level Output Voltage
Output Capacitance
MICROWIRE INTERFACE TIMING
t
CS
Data to Clock Set Up Time
t
CH
Data to Clock Hold Time
t
CWH
Clock Pulse Width HIGH
t
CWL
Clock Pulse Width LOW
t
ES
Clock to Latch Enable Set Up Time
t
EW
Latch Enable Pulse Width
0.4
5
50
10
50
50
50
50
ns
ns
ns
ns
ns
ns
Note 5:
RF PLL and VCO in PDC800 mode.
Note 6:
RF PLL and VCO in PDC1500 mode.
Note 7:
The reference frequency must also be programmed using the OSC_FREQ control bit. For other reference frequencies, please contact National
Semiconductor.
Note 8:
For other frequency ranges, please contact National Semiconductor.
Note 9:
Lock time is defined as the time difference between the beginning of the frequency transition and the point at which the frequency remains within +/-1 kHz
of the final frequency.
Note 10:
Lock time is defined as the time difference between the beginning of the frequency transition and the point at which the frequency remains within +/-3 kHz
of the final frequency.
Note 11:
All limits are guaranteed. All electrical characteristics having room temperature limits are tested during production with T
= 25 C or correlated using
Statistical Quality Control (SQC) methods. All hot and cold limits are guaranteed by correlating the electrical characteristics to process and temperature variations
and applying statistical process control.
Microwire Interface Timing Diagram
20067101
L
www.national.com
6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMX2505LQX1321 | PLLatinu Dual Frequency Synthesizer System with Integrated VCOs |
| LMX2505 | PLLatinu Dual Frequency Synthesizer System with Integrated VCOs |
| LMX2525 | PLLatinum Dual Frequency Synthesizer System with Integrated VCOs |
| LMX2525LQ1321 | PLLatinum Dual Frequency Synthesizer System with Integrated VCOs |
| LMX2525LQX1321 | PLLatinum Dual Frequency Synthesizer System with Integrated VCOs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMX2505LQ1321/NOPB | 功能描述:IC FREQ SYNTH DUAL W/VCO 28LLP RoHS:是 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:PLLatinum™ 標準包裝:100 系列:* |
| LMX2505LQX1321 | 功能描述:IC SYNTHESIZER PLL VCO 28-LLP RoHS:是 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:PLLatinum™ 標準包裝:100 系列:* |
| LMX2512 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum⑩ Frequency Synthesizer System with Integrated VCO |
| LMX25120967EVAL | 制造商:OC White Company 功能描述:Evaluation Board For LMX2522 PLLatinum Frequency Synthesizer System |
| LMX25120967EVAL/NOPB | 功能描述:EVALUATION BOARD FOR LMX25120967 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:PLLatinum™ 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
發(fā)布緊急采購，3分鐘左右您將得到回復。