- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384604 > LMX2485SQ (NATIONAL SEMICONDUCTOR CORP) 50 MHz - 3.0 GHz High Performance Delta-Sigma Low Power Dual PLLatinum⑩ Frequency Synthesizers with 800 MHz Integer PLL PDF資料下載
參數(shù)資料
| 型號： | LMX2485SQ |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | 50 MHz - 3.0 GHz High Performance Delta-Sigma Low Power Dual PLLatinum⑩ Frequency Synthesizers with 800 MHz Integer PLL |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 3000 MHz, PQCC24 |
| 封裝： | 4 X 4 MM, 0.8 MM, PLASTIC, LLP-24 |
| 文件頁數(shù)： | 28/37頁 |
| 文件大?。?/td> | 861K |
| 代理商： | LMX2485SQ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
Programming Description
(Continued)
2.3 R2 REGISTER
REGISTER
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
DATA[19:0]
IF_N[18:0]
C3
0
C2
1
C1
0
C0
1
R2
IF_PD
2.3.1 IF_N[18:0] -- IF N Divider Value
IF_N Counter Programming with the 8/9 Prescaler (IF_P=0)
N Value
IF_N[18:0]
IF_B
IF_A
≤
23
24-55
N values less than or equal to 23 are prohibited because IF_B
≥
3 is required.
Legal divide ratios in this range are:
24-27, 32-36, 40-45, 48-54
0
0
0
0
0
0
0
0
0
0
0
0
0
0
.
.
.
.
.
.
.
1
1
1
1
1
1
1
56
57
...
0
0
.
1
0
0
.
1
0
0
.
1
0
0
.
1
0
0
.
1
1
1
.
1
1
1
.
1
1
1
.
1
0
0
.
0
0
0
.
1
0
0
.
1
0
1
.
1
262143
Operation with the 16/17 Prescaler (IF_P=1)
N Value
IF_B
IF_A
≤
47
48-239
N values less than or equal to 47 are prohibited because IF_B
≥
3 is required.
Legal divide ratios in this range are:
48-51, 64-68, 80-85, 96-102, 112-119, 128-136, 144-153, 160-170, 176-187, 192-204, 208-221, 224-238
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
.
.
.
.
.
.
.
.
.
1
1
1
1
1
1
1
1
1
240
241
...
524287
0
0
.
1
0
0
.
1
1
1
.
1
1
1
.
1
1
1
.
1
1
1
.
1
0
0
.
1
0
0
.
1
0
0
.
1
0
1
.
1
2.3.4 IF_PD -- IF Power Down Bit
When this bit is set to 0, the IF PLL operates normally. When it is set to 1, the IF PLL powers down and the output of the IF PLL
charge pump is set to a TRI-STATE mode. If the ATPU bit is set and register R0 is written to, the IF_PD will be reset to 0 and the
IF PLL will be powered up. If the CE pin is held low, the IF PLL will be powered down, overriding the IF_PD bit.
L
www.national.com
28
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMX2485SQX | 50 MHz - 3.0 GHz High Performance Delta-Sigma Low Power Dual PLLatinum⑩ Frequency Synthesizers with 800 MHz Integer PLL |
| LMX2487 | 3.0 GHz - 6.0 GHz High Performance Delta-Sigma Low Power Dual PLLatinum⑩ Frequency Synthesizers with 3.0 GHz Integer PLL |
| LMX2487SQ | 3.0 GHz - 6.0 GHz High Performance Delta-Sigma Low Power Dual PLLatinum⑩ Frequency Synthesizers with 3.0 GHz Integer PLL |
| LMX2487SQX | 3.0 GHz - 6.0 GHz High Performance Delta-Sigma Low Power Dual PLLatinum⑩ Frequency Synthesizers with 3.0 GHz Integer PLL |
| LMX3161 | Single Chip Radio Transceiver(單芯片無線電收發(fā)器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMX2485SQ/NOPB | 功能描述:鎖相環(huán) - PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| LMX2485SQX | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:50 MHz - 3.0 GHz High Performance Delta-Sigma Low Power Dual PLLatinum⑩ Frequency Synthesizers with 800MHz Integer PLL |
| LMX2485SQX/NOPB | 功能描述:鎖相環(huán) - PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| LMX2486 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:1.0 GHz - 4.5 GHz High Performance Delta-Sigma Low Power Dual PLLatinum TM Frequency Synthesizers with 3.0 GHz Integer PLL |
| LMX2486EVAL | 功能描述:時鐘和定時器開發(fā)工具 LMX2486 EVAL BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。