參數(shù)資料
型號(hào): LMX2352SLB
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: PLL合成/DDS/VCOs
英文描述: PLL FREQUENCY SYNTHESIZER, 1200 MHz, PQCC24
封裝: PLASTIC, CSP-24
文件頁(yè)數(shù): 7/21頁(yè)
文件大小: 405K
代理商: LMX2352SLB
Programming Description (Continued)
4.1.2 3-BIT IF SWALLOW COUNTER DIVIDE RATIO (IF A COUNTER)
(IF_N[2][4])
Swallow Count
IF_NA_CNTR
(A)
2
1
0
000
1
001
-
---
7
111
Note: Swallow Counter Value: 0 to 7
IF_NB_CNTR
≥ IF_NA_CNTR
Minimum continuous count = 56 ( A=0, B=7)
4.1.3 12-BIT IF PROGRAMMABLE COUNTER DIVIDE RATIO (IF B COUNTER)
(IF_N[5]-[16])
IF_NB_CNTR
Divide Ratio
11
109876543210
3
0
0000000011
4
0
0000000100
-
----------
4,095
1
1111111111
Note: Divide ratio: 3 to 4095 (Divide ratios less than 3 are prohibited)
IF_NB_CNTR
≥ IF_NA_CNTR
N divider continuous integer divide ratio 56 to 32,767.
4.2 RF_N Register
If the control bits (CTL[2:0]) are 11, data is transferred from the 24-bit shift register into the RF_N register latch which sets the RF
PLL 19 bit programmable N counter register and various control functions. The RF N counter consists of the 5-bit swallow counter
(A counter) the 10 bit programmable counter (B counter), and 4 bit fractional counter. Serial data format is shown below. The
divide ratio (RF_NB_CNTR) must be
≥3, and must be ≥ the swallow counter value + 2; RF_NB_CNTR≥ ( RF_NA_CNTR+2).
MSB
LSB
RF_CTL_WORD [2:0]
RF_NB_CNTR [9:0]
RF_NA_CNTR [4:0]
FRAC_CONT [3:0]
1
23
21
20
11
10
6
5
2
1
0
4.2.1.1 RF_CTL_WORD
(RF_N[21]-[23])
MSB
LSB
RF_CNT_RST
PWDN_RF
PRESC_SEL
4.2.1.2 RF/IF Control Word Truth Table
BIT
FUNCTION
0
1
IF_CNT_RST/RF_CNT_RST
IF/RF counter reset
Normal Operation
Reset
PWDN_IF/PWDN_RF
IF/RF power down
Powered up
Powered down
PWDN_MODE
Power down mode select
Asynchronous power down
Synchronous power down
PRESC
LMX2350
Prescaler Modulus select
16/17
(0.5 to 1.2 GHz operation)
32/33
(1.2 to 2.5 GHz operation)
LMX2352
8/9
(0.25 to 0.5 GHz operation)
16/17
(0.5 to 1.2 GHz operation)
The Counter Reset enable bit when activated allows the
reset of both N and R counters. Upon powering up, the N
counter resumes counting in ’close’ alignment with the R
counter (the maximum error is one prescaler cycle).
Activation of the PLL power down bits result in the disabling
of the respective N counter divider and de-biasing of its
respective fin inputs (to a high impedance state). The re-
spective R counter functionality also becomes disabled
when the power down bit is activated. The OSCin pin reverts
to a high impedance state when both RF and IF power down
bits are asserted. Power down forces the respective charge
pump and phase comparator logic to a TRI-STATE condition.
The MICROWIRE control register remains active and ca-
pable of loading and latching in data during all of the power
down modes.
Both synchronous and asynchronous power down modes
are available with the LMX2350 family in order to adapt to
different types of applications. The power down mode bit
IF_N[21] is used to select between synchronous and asyn-
chronous power down. The MICROWIRE control register
remains active and capable of loading and latching in data
during all of the power down modes.
LMX2350/LMX2352
www.national.com
15
相關(guān)PDF資料
PDF描述
LMX2352SLBX PLL FREQUENCY SYNTHESIZER, 1200 MHz, PQCC24
LMX2353TMX/NOPB PHASE LOCKED LOOP, 2500 MHz, PDSO16
LMX2354SLBX/NOPB PLL FREQUENCY SYNTHESIZER, 2500 MHz, QCC24
LMX2354TM/NOPB PLL FREQUENCY SYNTHESIZER, 2500 MHz, PDSO24
LMX2354SLDX PLL FREQUENCY SYNTHESIZER, 2500 MHz, CQCC24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LMX2352SLBX 功能描述:IC FREQ SYNTH DUAL 24LAMINATECSP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
LMX2352TM 制造商:Texas Instruments 功能描述:IC, DUAL FREQ SYNTHESIZER 1.2GHZ 24-TSSOP, PLL Type:Frequency Synthesis, Frequen
LMX2352TM/NOPB 功能描述:IC FREQ SYNTHESIZER DUAL 24TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
LMX2352TMX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Serial-Input Frequency Synthesizer
LMX2352TMX/NOPB 功能描述:IC FREQUENCY SYNTHESIZER 24TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*