參數(shù)資料
型號: LMX2352
廠商: National Semiconductor Corporation
英文描述: PLLatinum Fractional Dual Low Power Frequency Synthesizer(PLLatinum技術(shù)低耗雙通道頻率合成器)
中文描述: PLLatinum分?jǐn)?shù)雙低功耗頻率合成器(PLLatinum技術(shù)低耗雙通道頻率合成器)
文件頁數(shù): 14/20頁
文件大?。?/td> 378K
代理商: LMX2352
Programming Description
(Continued)
3.2.1 (RF_R [22 - 23] )
DLL_MODE
V2_EN
BIT
DLL_MODE
LOCATION
RF_R [23]
FUNCTION
Delay Line Loop Calibration
Mode
RF_Voltage Doubler Enable
0
Slow
1
Fast
V2_EN
RF_R [22]
Disabled
Enabled
1. V2_EN bit when set high enables the voltage doubler for the RF Charge Pump supply.
2. DLL_MODE bit should be set to one for normal usage.
3.2.2 RF_CP_WORD
(RF_R[17]-[21])
CP_8X
CP_4X
CP_2X
CP_1X
RF_PD_POL
RF_PD_POL
( RF_R[17] ) should be set to one when RF VCO characteristics are positive. When RF VCO frequency decreases
with increasing control voltage RF_PD_POL should be set to zero.
CP_1x, CP_2x, CP_4x,
and
CP_8x
are used to step the RF Charge Pump output current magnitude from 100 uA to 1.6 mA in
100uA steps as shown in the table below.
RF Charge Pump Output Truth Table
ICPo uA (typ)
CP8x
RF_R[21]
0
0
0
0
-
1
-
1
CP4x
RF_R[20]
0
0
0
0
-
0
-
1
CP2x
RF_R[19]
0
0
1
1
-
0
-
1
CP1x
RF_R[18]
0
1
0
1
-
0
-
1
100
200
300
400
-
900
-
1600
4.0 PROGRAMMABLE DIVIDERS (N COUNTERS)
4.1 IF_N Register
If the Control Bits (CTL [1:0]) are 01, data is transferred from the 24-bit shift register into the IF_N register latch which sets the
PLL 15 bit programmable N counter value and various control functions. The IF_N counter consists of the 3-bit swallow counter
(A counter), and the 12 bit programmable counter (B counter). Serial data format is shown below in tables 4.1.2 and 4.1.3. The
divide ratio (IF_NB_CNTR) must be
3. The divide ratio is programmed using the bits IF_N_CNTR as shown in tables 4.1.2 and
4.1.3. The divide ratio must be
56. The CMOS [3:0] bits program the 2 CMOS outputs detailed in section 4.4.
MSB
IF_CTL_WORD [2:0]
23
LSB
CMOS [3:0]
20
IF_NB_CNTR [11:0]
16
IF_NA_CNTR [2:0]
4
0
1
1
0
21
17
5
2
4.1.1 IF_CTL_WORD
(IF_R[21]-[23])
MSB
IF_CNT_RST
LSB
PWDN_IF
PWDN_MODE
Note:
See section 4.2.1.2 for IF control word truth table.
www.national.com
14
相關(guān)PDF資料
PDF描述
LMX2350TM PLLatinum⑩ Fractional N RF / Integer N IF Dual Low Power Frequency Synthesizer
LMX2352TM CAP,CER,DISC,RAD,100PF,10%,1KV
LMX2470 2.6 GHz Delta-Sigma Fractional-N PLL with 800 MHz Integer-N PLL
LMX2470SLEX 2.6 GHz Delta-Sigma Fractional-N PLL with 800 MHz Integer-N PLL
LMX2485 50 MHz - 3.0 GHz High Performance Delta-Sigma Low Power Dual PLLatinum⑩ Frequency Synthesizers with 800 MHz Integer PLL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LMX2352SLBX 功能描述:IC FREQ SYNTH DUAL 24LAMINATECSP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
LMX2352TM 制造商:Texas Instruments 功能描述:IC, DUAL FREQ SYNTHESIZER 1.2GHZ 24-TSSOP, PLL Type:Frequency Synthesis, Frequen
LMX2352TM/NOPB 功能描述:IC FREQ SYNTHESIZER DUAL 24TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
LMX2352TMX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Serial-Input Frequency Synthesizer
LMX2352TMX/NOPB 功能描述:IC FREQUENCY SYNTHESIZER 24TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*