- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361036 > LM98501CCVBH (NATIONAL SEMICONDUCTOR CORP) 10-Bit, 27 MSPS Camera Signal Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | LM98501CCVBH |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | 10-Bit, 27 MSPS Camera Signal Processor |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| 封裝： | LQFP-48 |
| 文件頁(yè)數(shù)： | 12/24頁(yè) |
| 文件大小： | 490K |
| 代理商： | LM98501CCVBH |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
CDS Sampling Timing
Horizontal Interval Timing
DS101292-5
1
SHP overrides the CLAMP signal’s falling edge for sampling the reset voltage (SHP is active-low by default).
2
The CLAMP signal is an internal signal derived from the CLK input whose falling edge samples the CCD reset voltage by default.
FIGURE 4. Pixel Rate Reset Voltage Sampling
DS101292-6
1
SHP overrides the CLAMP signal’s falling edge for sampling the reset voltage (SHD is active-low by default).
2
The SAMPLE signal is an internal signal derived from the CLK input whose falling edge samples the CCD video signal by default.
FIGURE 5. Pixel Rate Video Signal Sampling
DS101292-7
FIGURE 6. Typical Horizontal Interval Timing
L
www.national.com
12
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LM98501 | 10-Bit, 27 MSPS Camera Signal Processor |
| LMC555CBPEVAL | CMOS Timer |
| LMC555CN | CMOS Timer |
| LMC555 | CMOS Timer |
| LMC555CM | CMOS Timer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LM98501VBH WAF | 制造商:Texas Instruments 功能描述: |
| LM98502A WAF | 制造商:Texas Instruments 功能描述: |
| LM98503 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:10-Bit, 18 MSPS Camera Signal Processor |
| LM98503CCVV | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:10-Bit, 18 MSPS Camera Signal Processor |
| LM98510CCMT | 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。