- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358878 > LM9822CCWMX2 (National Semiconductor Corporation) RECTIFIER SCHOTTKY SINGLE 10A 25V 200A-Ifsm 0.45Vf 1A-IR D2PAK 50/TUBE PDF資料下載
參數(shù)資料
| 型號： | LM9822CCWMX2 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | RECTIFIER SCHOTTKY SINGLE 10A 25V 200A-Ifsm 0.45Vf 1A-IR D2PAK 50/TUBE |
| 中文描述： | LM9822 3通道42位彩色掃描儀模擬前端 |
| 文件頁數(shù)： | 18/22頁 |
| 文件大?。?/td> | 242K |
| 代理商： | LM9822CCWMX2 |
18
www.national.com
5.0 Offset DAC
The Offset DACs remove the DC offsets generated by the sensor
and the LM9822’s analog signal chain (see section 5.1, Internal
Offsets). The DAC value for each color (registers 1,2 and 3)
should be set during calibration to the lowest value that still
results in an ADC output code greater than zero for all the pixels
when scanning a black line. With a PGA gain of 1V/V, each LSB
of the offset DAC typically adds the equivalent of 20 ADC LSBs,
providing a total offset adjustment range of ±590 ADC LSBs. The
Offset DAC’s output voltage is given by:
In terms of 12 bit output codes, the offset is given by:
The offset is positive if bit B5 is cleared and negative if B5 is set.
Since the analog offset is added before the PGA gain, the value
of the PGA gain must be considered when selecting the offset
DAC values.
5.1 Internal Offsets
Figure 4 is a model of the LM9822’s internal offsets. Equation 4
shows how to calculate the expected output code given the input
voltage (V
IN
), the LM9822 internal offsets (
the programmed offset DAC voltage (V
DAC
), the programmed
gains (G
B
, G
PGA
) and the analog channel gain constant C.
OS1
, V
OS2
, V
OS3
),
C is a constant that combines the gain error through the AFE, ref-
erence voltage variance, and analog voltage to digital code con-
version into one constant. Ideally, C = 2048 codes/V (4096
codes/2V) in 12 bit LSBs. Manufacturing tolerances widen the
range of C (see Electrical Specifications).
Figure 4: Internal Offset Model
Equation 4: Output code calculation with internal offsets
Equation 5 is a simplification of the output code calculation,
neglecting the LM9822’s internal offsets.
Equation 5: Simplified output code calculation
6.0 Clamping
To perform a DC restore across the AC coupling capacitors at the
beginning of every line, the LM9822 implements a clamping func-
tion. The clamping function is initiated by asserting the CLMP
input. If CLMP and VSMP are both high on a rising edge of
MCLK, all three OS inputs will be internally connected to
V
REF+
or
V
REF-
during the next pixel, depending on bit 4 of register 0. If bit 4
is set to one (positive signal polarity), then the OS input will be
connected to
V
REF-
. If bit 4 is set to zero (negative signal polarity),
then it will be connected to
V
REF+
.
6.1 Clamp Capacitor Selection
The output signal of many sensors rides on a DC offset (greater
than 5V for many CCDs) which is incompatible with the LM9822’s
5V operation. To eliminate this offset without resorting to addi-
tional higher voltage components, the output of the sensor is AC
coupled to the LM9822 through a DC blocking capacitor, C
CLAMP
.
The sensor’s DOS output, if available, is not used. The value of
this capacitor is determined by the leakage current of the
LM9822’s OS input and the output impedance of the sensor. The
leakage through the OS input determines how quickly the capaci-
tor value will drift from the clamp value of
V
REF+
or
V
REF-
, which
then determines how many pixels can be processed before the
droop causes errors in the conversion (±0.1V is the recom-
mended limit for CDS operation). The output impedance of the
sensor determines how quickly the capacitor can be charged to
the clamp value during the black reference period at the begin-
ning of every line.
The minimum clamp capacitor value is determined by the maxi-
mum droop the LM9822 can tolerate while converting one sensor
line. The minimum clamp capacitor value is much smaller for CDS
mode applications than it is for CIS mode applications.
Figure 5: Input Circuitry
The LM9822 input current is considerably less when the LM9822
is operating in CDS mode. In CDS mode, the LM9822 average
input current is no more than 25nA. With CDS disabled, which will
likely be the case when CIS sensors are used, the LM9822 input
impedance will be 1/(f
Sample
*C
S
). where f
Sample
is the sample
rate of the analog input and C
S
is 2pF.
V
DAC
Equation 2: Offset DAC Output Voltage
9.75mV
(value in B4 - B0)
=
Offse
t20L
SBs(value in B4 - B0)
PGA Gain
=
Equation 3: Offset in ADC Output Codes
V
DAC
DAC
Offset
G
PGA
Σ
+
+
ADC
+
+
+
+
V
OS3
V
OS2
Σ
Σ
G
B
+
+
V
OS1
V
IN
Σ
x3 Boost
1V/V or
3V/V
PGA
0.93V/V to
3V/V
D
OUT
D
OUT
V
IN
V
OS1
+
(
)
G
B
V
DAC
V
OS2
+
+
(
)
G
PGA
V
OS3
+
(
)
C
=
D
OUT
V
IN
G
B
V
DAC
+
(
)
G
PGA
C
=
V
IN
+
CDS Mode Input Circuitry
Inside LM9822
Inside LM9822
C
CLAMP
OS C
S
C
I
P1
P2
V
IN
+
CIS Mode Input Circuitry
C
CLAMP
OS
C
S
C
I
P1
P2
Vref
Applications Information
(Continued)
相關PDF資料 |
PDF描述 |
|---|---|
| LM9822 | LM9822 3 Channel 42-Bit Color Scanner Analog Front End |
| LM9822CCWM1 | LM9822 3 Channel 42-Bit Color Scanner Analog Front End |
| LM9830VJD | EuroDOCSIS 2.0 Diplexer Filter w/surge protection |
| LM9830VJDX | LM9830 36-Bit Color Document Scanner |
| LM9830 | LM9830 36-Bit Color Document Scanner |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LM9823 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LM9823 3 Channel 48-Bit Color Scanner Analog Front End |
| LM9823A | 制造商:Texas Instruments 功能描述: |
| LM9823CCWM | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LM9823 3 Channel 48-Bit Color Scanner Analog Front End |
| LM9823CCWMX | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LM9823 3 Channel 48-Bit Color Scanner Analog Front End |
| LM9830 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LM9830 36-Bit Color Document Scanner |
發(fā)布緊急采購，3分鐘左右您將得到回復。